Self-initializing on-chip data processing apparatus and method of self-initializing an on-chip data processing apparatus
First Claim
1. An on-chip data processing apparatus configured to use an operating supply voltage selected from a range of supply voltages, said on-chip data processing apparatus comprising:
- voltage level detection circuitry configured to determine a level of said operating supply voltage within said range of supply voltages by comparison to a reference voltage and to generate a voltage level selection signal in dependence on a result of said comparison, wherein said voltage level detection circuitry comprises adaptive circuitry responsive to a variation in said reference voltage such that said determination of said level of said operating supply voltage is independent of said variation in said reference voltage;
phase lock loop circuitry configured to generate a source clock signal from said operating supply voltage, said phase lock loop circuitry configured to receive said voltage level selection signal, to select a target frequency for said source clock signal in dependence on said voltage level selection signal, and to phase lock said source clock signal on said target frequency; and
initialization circuitry configured to initialize said on-chip data processing apparatus for data processing in dependence on said level of said operating supply voltage with respect to said range of supply voltages after said phase lock loop circuitry has phase locked said source clock signal on said target frequency.
1 Assignment
0 Petitions
Accused Products
Abstract
An on-chip data processing apparatus has an operating supply voltage selected from a range of supply voltages and has voltage level detection circuitry configured to determine the level of the operating supply voltage. The voltage level detection circuitry comprises adaptive circuitry responsive to a variation in the reference voltage. Phase lock loop circuitry is configured to generate a source clock signal from the operating supply voltage, to receive the voltage level selection signal, to select a target frequency for the source clock signal in dependence on the voltage level selection signal, and to phase lock the source clock signal on the target frequency. Initialization circuitry is configured to initialize the on-chip data processing apparatus for data processing in dependence on the level of said operating supply voltage after the phase lock loop circuitry has phase locked the source clock signal on the target frequency.
-
Citations
19 Claims
-
1. An on-chip data processing apparatus configured to use an operating supply voltage selected from a range of supply voltages, said on-chip data processing apparatus comprising:
-
voltage level detection circuitry configured to determine a level of said operating supply voltage within said range of supply voltages by comparison to a reference voltage and to generate a voltage level selection signal in dependence on a result of said comparison, wherein said voltage level detection circuitry comprises adaptive circuitry responsive to a variation in said reference voltage such that said determination of said level of said operating supply voltage is independent of said variation in said reference voltage; phase lock loop circuitry configured to generate a source clock signal from said operating supply voltage, said phase lock loop circuitry configured to receive said voltage level selection signal, to select a target frequency for said source clock signal in dependence on said voltage level selection signal, and to phase lock said source clock signal on said target frequency; and initialization circuitry configured to initialize said on-chip data processing apparatus for data processing in dependence on said level of said operating supply voltage with respect to said range of supply voltages after said phase lock loop circuitry has phase locked said source clock signal on said target frequency. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. An on-chip data processing apparatus configured to use an operating supply voltage selected from a range of supply voltages, said on-chip data processing apparatus comprising:
-
voltage level detection means for determining a level of said operating supply voltage within said range of supply voltages by comparison to a reference voltage and to generate a voltage level selection signal in dependence on a result of said comparison, wherein said voltage level detection means comprises adaptive means for responding to a variation in said reference voltage such that said determination of said level of said operating supply voltage is independent of said variation in said reference voltage; phase lock loop means for generating a source clock signal from said operating supply voltage, said phase lock loop circuitry configured to receive said voltage level selection signal, to select a target frequency for said source clock signal in dependence on said voltage level selection signal, and to phase lock said source clock signal on said target frequency; and initialization means for initializing said on-chip data processing apparatus for data processing in dependence on said level of said operating supply voltage with respect to said range of supply voltages after said phase lock loop means has phase locked said source clock signal on said target frequency.
-
-
19. A method of initializing an on-chip data processing apparatus configured to use an operating supply voltage selected from a range of supply voltages, said method comprising the steps of:
-
determining a level of said operating supply voltage within said range of supply voltages by comparison to a reference voltage and to generate a voltage level selection signal in dependence on a result of said comparison, wherein said determining comprises using adaptive circuitry responsive to a variation in said reference voltage such that said determining is independent of said variation in said reference voltage; generating a source clock signal from said operating supply voltage by receiving said voltage level selection signal in phase lock loop circuitry, selecting a target frequency for said source clock signal in dependence on said voltage level selection signal, and phase locking said source clock signal on said target frequency; and initializing said on-chip data processing apparatus for data processing in dependence on said level of said operating supply voltage with respect to said range of supply voltages after said phase locking of said source clock signal on said target frequency has been established.
-
Specification