Programmable power supervisor
First Claim
Patent Images
1. A programmable power-on reset circuit comprising:
- a programmable voltage divider;
a comparator coupled to the programmable voltage divider and coupled to receive a reference voltage;
a non-volatile memory coupled to the programmable voltage divider, wherein the non-volatile memory is configured to receive programming for controlling an output of the programmable voltage divider; and
a delay module coupled to the comparator and the non-volatile memory, wherein the programming is configured to set a delay period of the delay module.
4 Assignments
0 Petitions
Accused Products
Abstract
A programmable power-on reset circuit in accordance with one embodiment of the invention can include a programmable voltage divider. The programmable power-on reset circuit can also include a comparator that is coupled to the programmable voltage divider and that is coupled to receive a reference voltage. Additionally, the programmable power-on reset circuit can include a non-volatile memory that is coupled to the programmable voltage divider, wherein the non-volatile memory can be coupled to receive programming for controlling an output of the programmable voltage divider.
-
Citations
15 Claims
-
1. A programmable power-on reset circuit comprising:
-
a programmable voltage divider; a comparator coupled to the programmable voltage divider and coupled to receive a reference voltage; a non-volatile memory coupled to the programmable voltage divider, wherein the non-volatile memory is configured to receive programming for controlling an output of the programmable voltage divider; and a delay module coupled to the comparator and the non-volatile memory, wherein the programming is configured to set a delay period of the delay module. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A programmable power-on reset circuit comprising:
-
a programmable voltage divider; a comparator coupled to the programmable voltage divider and configured to receive a reference voltage; and a processing element coupled to the programmable voltage divider, wherein the processing element is configured to receive programming for controlling an output of the programmable voltage divider, wherein the processing element is further configured to generate a reset signal, and wherein the programming is configured to set a delay period implemented by the processing element in generating the reset signal. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A method comprising:
-
receiving an input voltage; storing programming data within non-volatile memory, wherein the programming data is configured to set a threshold reference voltage; and outputting a reset signal in response to the input voltage falling below the threshold reference voltage, wherein the programming data is further configured to set a delay period associated with outputting the reset signal. - View Dependent Claims (13, 14, 15)
-
Specification