×

Hierarchical design flow generator

  • US 8,683,407 B2
  • Filed: 08/20/2013
  • Issued: 03/25/2014
  • Est. Priority Date: 07/27/2009
  • Status: Active Grant
First Claim
Patent Images

1. A hierarchical design flow generator, comprising:

  • a partitioner configured to partition, employing a processor, a hierarchical design flow for an integrated circuit design into a late design flow portion and an early design flow portion;

    a timing budgeter configured to provide a timing budget for said integrated circuit design based on initial timing constraints and progressive time constraints generated from said late design flow portion and said early design flow portion; and

    a modeler configured to develop a model for a top level implementation of said integrated circuit design based on said timing budget and block implementations generated during said late design flow portion.

View all claims
  • 9 Assignments
Timeline View
Assignment View
    ×
    ×