Non-volatile memory-based mass storage devices and methods for writing data thereto
First Claim
1. A NAND flash-based mass storage device, the storage device comprising:
- a substrate;
at least two NAND flash memory components on the substrate, the memory components defining a NAND flash memory space organized into blocks and pages, each block having a block information record storing the number of program and erase cycles of the block;
a NAND flash controller including a flash translation layer, the flash translation layer translating logical block addresses into physical block addresses; and
an interface that interfaces the storage device with a host system through a system interface;
wherein the storage device sends the block information record of at least some blocks to the host, the host stores the block information record of the program and erase cycles in a content addressable memory, the content addressable memory associates the logical address of the block with the number of program and erase cycles and the flash translation layer translating the logical address to a physical block address, and, on writing data to the storage device, the host selects a number of program and erase cycles to obtain a logical block address from the content addressable memory the file translation layer translating the logical address into a physical address of a block to which the data are written.
15 Assignments
0 Petitions
Accused Products
Abstract
A non-volatile solid state memory-based mass storage device having at least one non-volatile memory component and methods of operating the storage device. In one aspect of the invention, the one or more memory components define a memory space partitioned into user memory and over-provisioning pools based on a P/E cycle count stored in a block information record. The storage device transfers the P/E cycle count of erased blocks to a host and the host stores the P/E cycle count in a content addressable memory. During a host write to the storage device, the host issues a low P/E cycle count number as a primary address to the content addressable memory, which returns available block addresses of blocks within the over-provisioning pool as a first dimension in a multidimensional address space. Changed files are preferably updated in append mode and the previous version can be maintained for version control.
-
Citations
14 Claims
-
1. A NAND flash-based mass storage device, the storage device comprising:
-
a substrate; at least two NAND flash memory components on the substrate, the memory components defining a NAND flash memory space organized into blocks and pages, each block having a block information record storing the number of program and erase cycles of the block; a NAND flash controller including a flash translation layer, the flash translation layer translating logical block addresses into physical block addresses; and an interface that interfaces the storage device with a host system through a system interface; wherein the storage device sends the block information record of at least some blocks to the host, the host stores the block information record of the program and erase cycles in a content addressable memory, the content addressable memory associates the logical address of the block with the number of program and erase cycles and the flash translation layer translating the logical address to a physical block address, and, on writing data to the storage device, the host selects a number of program and erase cycles to obtain a logical block address from the content addressable memory the file translation layer translating the logical address into a physical address of a block to which the data are written. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
Specification