×

Adaptable datapath for a digital processing system

  • US 8,706,916 B2
  • Filed: 02/15/2013
  • Issued: 04/22/2014
  • Est. Priority Date: 10/28/2002
  • Status: Expired due to Fees
First Claim
Patent Images

1. A reconfigurable data path circuit coupled to a memory bus for obtaining data from a memory, the reconfigurable data path circuit comprising:

  • a plurality of functional units configured to perform a digital operation;

    one or more data address generators coupled to the memory bus;

    a configurable data path configurably coupled to the one or more data address generators and the plurality of functional units, the configurable data path being configurable in response to a first configuration information to provide a data path configuration by configuring or reconfiguring interconnections between the one or more data address generators and the plurality of functional units, the data path configuration including the configured or reconfigured interconnections;

    wherein the one or more data address generators are coupled to the memory bus and the configurable data path, each of the one or more data address generators being configurable in response to a second configuration information that is different from the first configuration information to generate memory addresses from which data is to be read from or written to the memory for the data path configuration; and

    wherein the first and second configuration information include context information, the context information to provide a selectable plurality of contexts for the reconfigurable data path circuit, each context being a predetermined configuration for the reconfigurable data path circuit.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×