Please download the dossier by clicking on the dossier button x
×

Selective floating body SRAM cell

  • US 8,716,810 B2
  • Filed: 12/14/2012
  • Issued: 05/06/2014
  • Est. Priority Date: 07/20/2009
  • Status: Expired due to Fees
First Claim
Patent Images

1. A memory cell comprising:

  • N transistors comprising at least one pair of access transistors, at least one pair of pull-down transistors, and at least one pair of pull-up transistors, said N transistors arranged to form a memory cell, wherein N is an integer at least equal to six;

    wherein each of the said access transistors and each of the said pull-down transistors is a same one of an n-type or a p-type transistor, and each of the said pull-up transistors is the other of an n-type or a p-type transistor;

    wherein each of the said access transistors comprises a floating body device and each of the said pull-down transistors comprises a non-floating body device; and

    wherein each of said pull-up transistors comprises a floating body device;

    wherein each of the said pull-down transistors comprises at least one body tie that electrically contacts a source or a drain to the body of the pull-down transistor;

    wherein each of the said pull-down transistors comprises a pair of Schottky body ties that electrically contacts the body to both the source and the drain.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×