Translated memory protection apparatus for an advanced microprocessor
First Claim
Patent Images
1. A method comprising:
- responsive to an attempt to execute a plurality of source instructions, translating the source instructions into a plurality of translated instructions;
modifying the translated instructions to form a plurality of modified translated instructions, wherein the modifying comprises changing an execution order of at least one instruction in the translated instructions; and
storing and executing the modified translated instructions.
3 Assignments
0 Petitions
Accused Products
Abstract
A method of responding to an attempt to write a memory address including a target instruction which has been translated to a host instruction for execution by a host processor including the steps of marking a memory address including a target instruction which has been translated to a host instruction, detecting a memory address which has been marked when an attempt is made to write to the memory address, and responding to the detection of a memory address which has been marked by protecting a target instruction at the memory address until it has been assured that translations associated with the memory address will not be utilized before being updated.
110 Citations
17 Claims
-
1. A method comprising:
-
responsive to an attempt to execute a plurality of source instructions, translating the source instructions into a plurality of translated instructions; modifying the translated instructions to form a plurality of modified translated instructions, wherein the modifying comprises changing an execution order of at least one instruction in the translated instructions; and storing and executing the modified translated instructions. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method comprising:
-
responsive to an attempt to execute a plurality of source instructions, determining whether the source instructions have been translated into a plurality of stored translated instructions; if the source instructions have been translated into the translated instructions, executing the stored translated instructions; and if the source instructions are untranslated, translating the source instructions into a plurality of translated instructions, modifying the translated instructions to form a plurality of modified translated instructions, wherein the modifying comprises changing an execution order of at least one instruction in the translated instructions, and storing and executing the modified translated instructions. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. An apparatus comprising:
-
means for translating a plurality of source instructions into a plurality of translated instructions responsive to an attempt to execute the source instructions; means for modifying the translated instructions to form a plurality of modified translated instructions, wherein the means for modifying comprises means for changing an execution order of at least one instruction in the translated instructions; means for storing the modified translated instructions; and means for executing the modified translated instructions. - View Dependent Claims (14, 15, 16, 17)
-
Specification