Autonomous controlled headroom low dropout regulator for single inductor multiple output power supply
First Claim
1. A controlled headroom low dropout regulator (CHLDO) comprising:
- a low dropout regulator (LDO) having an input terminal and an output terminal, wherein an output voltage (V_OUT_P) of the CHLDO is provided on the output terminal of the LDO;
a capacitor (C1) coupled to the input terminal of the LDO;
a voltage source that adds an incremental voltage (V_DIFF) to the output voltage of the CHLDO, thereby providing a reference voltage (V_REF);
a comparator having a first input terminal coupled to receive the reference voltage and a second input terminal coupled to receive an input voltage (V_IN_P) from the input terminal of the LDO, wherein the comparator exhibits a hysteresis voltage V_H;
a current input terminal I_POS that receives an input current;
a switch coupled between the current input terminal and the input terminal of the LDO, the switch having a control terminal coupled to an output terminal of the comparator, wherein the switch is turned on when the input voltage of the LDO is less than the reference voltage by more than the hysteresis voltage, and wherein the switch is turned off when the input voltage of the LDO is greater than the reference voltage.
3 Assignments
0 Petitions
Accused Products
Abstract
A controlled headroom low dropout regulator (CHLDO) having an LDO with an input voltage provided by a capacitor. An incremental voltage is added to an output voltage of the LDO to create a reference voltage. The reference voltage is compared to the input voltage to determine when to couple/de-couple the capacitor with a current source. If the capacitor is coupled to the current source, the capacitor will charge only if the voltage driven by the current source exceeds the input voltage provided by the capacitor. When the input voltage developed on the capacitor exceeds the reference voltage, the capacitor is automatically de-coupled from the current source. Multiple CHLDOs can be charged from a single current source, wherein charging automatically proceeds from the lowest voltage CHLDO to the highest voltage CHLDO.
-
Citations
32 Claims
-
1. A controlled headroom low dropout regulator (CHLDO) comprising:
-
a low dropout regulator (LDO) having an input terminal and an output terminal, wherein an output voltage (V_OUT_P) of the CHLDO is provided on the output terminal of the LDO; a capacitor (C1) coupled to the input terminal of the LDO; a voltage source that adds an incremental voltage (V_DIFF) to the output voltage of the CHLDO, thereby providing a reference voltage (V_REF); a comparator having a first input terminal coupled to receive the reference voltage and a second input terminal coupled to receive an input voltage (V_IN_P) from the input terminal of the LDO, wherein the comparator exhibits a hysteresis voltage V_H; a current input terminal I_POS that receives an input current; a switch coupled between the current input terminal and the input terminal of the LDO, the switch having a control terminal coupled to an output terminal of the comparator, wherein the switch is turned on when the input voltage of the LDO is less than the reference voltage by more than the hysteresis voltage, and wherein the switch is turned off when the input voltage of the LDO is greater than the reference voltage. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A controlled headroom low dropout regulator (CHLDO) comprising:
-
a low dropout regulator (LDO) having an input terminal and an output terminal, wherein an output voltage (V_OUT_P) of the CHLDO is provided on the output terminal of the LDO; a capacitor (C1) coupled to the input terminal of the LDO; a voltage source that adds an incremental voltage (V_DIFF) to the output voltage of the CHLDO, thereby providing a reference voltage (V_REF); a comparator having a first input terminal coupled to receive the reference voltage and a second input terminal coupled to receive an input voltage (V_IN_P) from the input terminal of the LDO; a current input terminal I_POS that receives an input current; a clock input terminal that receives a clock signal; a switch coupled between the current input terminal and the input terminal of the LDO; sequential logic coupled to the clock input terminal, an output of the comparator and the switch, wherein the sequential logic enables the switch at a first edge of the clock signal, and disables the switch after a second edge of the clock signal, when the input voltage exceeds the reference voltage. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method of operating a low dropout regulator (LDO) comprising:
-
supplying an input voltage of the LDO from a capacitor; adding an incremental voltage to an output voltage of the LDO to create a reference voltage; comparing the reference voltage with the input voltage of the LDO, and in response, generating a switch control signal (Q1); coupling the capacitor to a current supply terminal if the input voltage of the LDO becomes less than the reference voltage by a hysteresis voltage; and de-coupling the capacitor from the current supply terminal if the input voltage of the LDO is greater than the reference voltage. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A method of operating a low dropout regulator (LDO) comprising:
-
supplying an input voltage of the LDO from a capacitor; adding an incremental voltage to an output voltage of the LDO to create a reference voltage; comparing the reference voltage with the input voltage of the LDO, and in response, generating a switch control signal (Q1); coupling the capacitor to a current supply terminal in response to a first edge of a clock signal; and de-coupling the capacitor from the current supply terminal in response to the input voltage of the LDO becoming greater than the reference voltage after a second edge of the clock signal. - View Dependent Claims (19, 20, 21)
-
-
22. A single-inductor multiple output (SIMO) power supply comprising:
-
an inductor; a control circuit that charges the inductor during a first phase of a clock signal and discharges the inductor during a second phase of the clock signal; a first plurality of controlled overhead low dropout regulators (CHLDOs), each having a corresponding rectifier coupled to the inductor, each having a corresponding capacitor for providing an input voltage, and each having means for coupling the corresponding capacitor to the corresponding rectifier during the first phase of the clock signal, and means for de-coupling the corresponding capacitor from the corresponding rectifier during the second phase of the clock signal when a voltage developed on the corresponding capacitor becomes greater than a predetermined reference voltage assigned to the CHLDO. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29, 30, 31, 32)
-
Specification