Method for patterning sublithographic features
First Claim
Patent Images
1. A process of forming an integrated circuit, comprising the steps:
- forming a photoresist pattern over an underlying layer with a minimum size space or hole, wherein said underlying layer comprises gate material which has been previously etched in a gate length reduction etch to form transistor gates, such that gate tips of two of said transistor gates are connected after said gate length reduction etch is completed, and wherein said photoresist pattern exposes a hole over remaining gate material between said two transistor gates;
depositing a thin film onto said photoresist pattern using an atomic layer deposition (ALD) process;
etching said thin film to form sidewalls on said photoresist pattern completely around a perimeter of said minimum size space or hole; and
etching said underlying layer while said photoresist pattern is in place, forming a sublithographic space, so that said step of etching said underlying layer separates said two transistor gates.
1 Assignment
0 Petitions
Accused Products
Abstract
A method of uniformly shrinking hole and space geometries by forming sidewalls of an ALD film deposited at low temperature on a photolithographic pattern.
-
Citations
8 Claims
-
1. A process of forming an integrated circuit, comprising the steps:
-
forming a photoresist pattern over an underlying layer with a minimum size space or hole, wherein said underlying layer comprises gate material which has been previously etched in a gate length reduction etch to form transistor gates, such that gate tips of two of said transistor gates are connected after said gate length reduction etch is completed, and wherein said photoresist pattern exposes a hole over remaining gate material between said two transistor gates; depositing a thin film onto said photoresist pattern using an atomic layer deposition (ALD) process; etching said thin film to form sidewalls on said photoresist pattern completely around a perimeter of said minimum size space or hole; and etching said underlying layer while said photoresist pattern is in place, forming a sublithographic space, so that said step of etching said underlying layer separates said two transistor gates. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A process of forming an integrated circuit, comprising the steps:
-
forming a hole photoresist pattern on an underlying layer with a minimum size hole, wherein said underlying layer comprises gate material which has been previously etched in a gate length reduction etch to form transistor gates, such that gate tips of two of said transistor gates are connected after said gate length reduction etch is completed, and wherein said hole photoresist pattern exposes a hole over remaining gate material between said two transistor gates; depositing a thin film onto said hole photoresist pattern using an atomic layer deposition (ALD) process, wherein said thin film is silicon dioxide; etching said thin film to form sidewalls on said hole photoresist pattern completely around a perimeter of said minimum size hole; and etching said underlying layer while said hole photoresist pattern is in place to form a sublithographic hole, wherein said step of etching said underlying layer separates said two transistor gates, and said sublithographic hole is 10 nm to 80 nm below a minimum photolithographic gate tip-to-gate tip space. - View Dependent Claims (7, 8)
-
Specification