Temperature compensation of conductive bridge memory arrays
First Claim
1. A method for operating a memory array, comprising:
- acquiring a temperature associated with the memory array, the memory array comprises a cross-point memory array and includes a plurality of word lines arranged in a first direction and a plurality of bit lines arranged in a second direction perpendicular to the first direction, the plurality of word lines includes a selected word line and a plurality of unselected word lines, the plurality of bit lines includes a selected bit line and a plurality of unselected bit lines, the memory array includes a first storage element disposed between the selected word line and the selected bit line, the memory array includes a plurality of unselected storage elements disposed between the plurality of unselected word lines and the plurality of unselected bit lines;
applying a first voltage difference across the plurality of unselected storage elements based on the temperature; and
setting the first storage element into a first state while performing the applying a first voltage difference across the plurality of unselected storage elements, the setting the first storage element into a first state includes applying a second voltage difference across the first storage element.
4 Assignments
0 Petitions
Accused Products
Abstract
Methods for operating a semiconductor memory array including dynamically adjusting control line voltages (e.g., unselected word line or unselected bit line voltages) based on one or more array conditions associated with the semiconductor memory array are described. The one or more array conditions may include a temperature associated with the semiconductor memory array or a particular number of write cycles associated with the semiconductor memory array. In some embodiments, an intermediate voltage is generated based on the one or more array conditions and applied to the unselected word lines and the unselected bit lines of the semiconductor memory array. The one or more intermediate voltages may be generated such that a first voltage difference across unselected memory cells sharing a selected word line is different from a second voltage difference across other unselected memory cells sharing a selected bit line based on the one or more array conditions.
38 Citations
25 Claims
-
1. A method for operating a memory array, comprising:
-
acquiring a temperature associated with the memory array, the memory array comprises a cross-point memory array and includes a plurality of word lines arranged in a first direction and a plurality of bit lines arranged in a second direction perpendicular to the first direction, the plurality of word lines includes a selected word line and a plurality of unselected word lines, the plurality of bit lines includes a selected bit line and a plurality of unselected bit lines, the memory array includes a first storage element disposed between the selected word line and the selected bit line, the memory array includes a plurality of unselected storage elements disposed between the plurality of unselected word lines and the plurality of unselected bit lines; applying a first voltage difference across the plurality of unselected storage elements based on the temperature; and setting the first storage element into a first state while performing the applying a first voltage difference across the plurality of unselected storage elements, the setting the first storage element into a first state includes applying a second voltage difference across the first storage element. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A method for operating a memory array, comprising:
-
detecting a first condition associated with the memory array, the detecting a first condition includes at least one of detecting a temperature associated with the memory array or detecting a particular number of write cycles associated with the memory array, the memory array comprises a cross-point memory array and includes a plurality of word lines arranged in a first direction and a plurality of bit lines arranged in a second direction, the plurality of word lines includes a selected word line and a plurality of unselected word lines, the plurality of bit lines includes a selected bit line and a plurality of unselected bit lines, the memory array includes a first storage element disposed between the selected word line and the selected bit line, the memory array includes a plurality of unselected storage elements disposed between the plurality of unselected word lines and the plurality of unselected bit lines; applying a first voltage difference across the plurality of unselected storage elements based on the first condition; applying a second voltage difference across the first storage element while applying the first voltage difference across the plurality of unselected storage elements; and sensing the first storage element while applying the second voltage difference across the first storage element. - View Dependent Claims (16, 17, 18)
-
-
19. A non-volatile storage system, comprising:
-
a memory array, the memory array comprises a cross-point memory array and includes a plurality of word lines arranged in a first direction and a plurality of bit lines arranged in a second direction, the plurality of word lines includes a selected word line and a plurality of unselected word lines, the plurality of bit lines includes a selected bit line and a plurality of unselected bit lines, the memory array includes a first storage element disposed between the selected word line and the selected bit line, the memory array includes a plurality of unselected storage elements disposed between the plurality of unselected word lines and the plurality of unselected bit lines; and one or more managing circuits in communication with the plurality of word lines and the plurality of bit lines, the one or more managing circuits acquire a temperature associated with the memory array, the one or more managing circuits cause a first voltage difference to be applied across the plurality of unselected storage elements based on the temperature, the one or more managing circuits cause a second voltage difference to be applied across the first storage element while the first voltage difference is applied across the plurality of unselected storage elements, the one or more managing circuits cause the first storage element to be sensed while the second voltage difference is applied across the first storage element. - View Dependent Claims (20, 21, 22, 23, 24, 25)
-
Specification