Methods, systems, and articles of manufacture for constraint verification for implementing electronic circuit designs with electrical awareness
First Claim
1. A computer implemented method for constraint verification for implementing an electronic circuit design of an electronic circuit with electrical awareness, comprising:
- using at least one processor that is programmed for performing a process that comprises;
identifying, determining, or updating physical data of a component of a, incomplete physical design of the electronic circuit design;
determining a parasitic from a schematic level design of the electronic design, rather than from the incomplete physical design, for the incomplete physical design of the electronic circuit design;
characterizing an electrical parasitic by at least performing incomplete layout extraction on at least some of the physical data of the component in the incomplete physical design; and
ensuring correctness of the physical data of the component in the incomplete physical design before completion of the electronic design from the incomplete physical design to a complete physical design based at least in part upon the parasitic determined from the schematic level design of the electronic design and the electrical parasitic.
1 Assignment
0 Petitions
Accused Products
Abstract
Disclosed are methods, systems, and articles of manufacture for constraint verification for implementing electronic circuit designs with electrical awareness. Some embodiments identify or set parasitic constraint(s) and compare the electrical parasitic(s) with corresponding parasitic constraint(s) to determine whether the parasitic constraints are met. Some embodiments first identify, determine, or update the physical data of a component of a partial layout and characterize the electrical parasitics associated with the physical data of the component. Some embodiments identify or determine some schematic level performance constraints and estimate parasitic constraints based on schematic simulation results and the performance constraints; the estimated parasitic constraints are then compared with the corresponding electrical parasitics to determine whether the constraints are satisfied. Some embodiments further map schematic level parasitic constraints to a physical design representation and then compares the mapped parasitic constraints with corresponding electrical constraints to determine whether the mapped constraints are met.
-
Citations
30 Claims
-
1. A computer implemented method for constraint verification for implementing an electronic circuit design of an electronic circuit with electrical awareness, comprising:
using at least one processor that is programmed for performing a process that comprises; identifying, determining, or updating physical data of a component of a, incomplete physical design of the electronic circuit design; determining a parasitic from a schematic level design of the electronic design, rather than from the incomplete physical design, for the incomplete physical design of the electronic circuit design; characterizing an electrical parasitic by at least performing incomplete layout extraction on at least some of the physical data of the component in the incomplete physical design; and ensuring correctness of the physical data of the component in the incomplete physical design before completion of the electronic design from the incomplete physical design to a complete physical design based at least in part upon the parasitic determined from the schematic level design of the electronic design and the electrical parasitic. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
19. A system for constraint verification for implementing an electronic circuit design of an electronic circuit with electrical awareness, comprising:
-
at least one processor that is at least to; identify, determine, or update physical data of a component of a incomplete physical design of the electronic circuit design; determine a parasitic from a schematic level design of the electronic design, rather than from the incomplete physical design, for the incomplete physical design of the electronic circuit design; characterize an electrical parasitic by at least performing incomplete layout extraction on at least some of the physical data of the component in the incomplete physical design; and ensure correctness of the physical data of the component in the incomplete physical design before completion of the electronic design from the incomplete physical design to a complete physical design based at least in part upon the parasitic determined from the schematic level design of the electronic design and the electrical parasitic. - View Dependent Claims (20, 21, 22, 23, 24)
-
-
25. An article of manufacture comprising a tangible non-transitory computer readable storage medium having a sequence of instructions stored thereupon which, when executed by at least one processor, causes the at least one processor to perform a method for constraint verification for implementing an electronic circuit design of an electronic circuit with electrical awareness, the method comprising:
using the at least one processor that is programmed or configured for performing a process that comprises; identifying, determining, or updating physical data of a component of a incomplete physical design of the electronic circuit design; determining a parasitic from a schematic level design of the electronic design, rather than from the incomplete physical design, for the incomplete physical design of the electronic circuit design; characterizing an electrical parasitic by at least performing incomplete layout extraction on at least some of the physical data of the component in the incomplete physical design; and ensuring correctness of the physical data of the component in the incomplete physical design before completion of the electronic design from the incomplete physical design to a complete physical design based at least in part upon the parasitic determined from the schematic level design of the electronic design and the electrical parasitic. - View Dependent Claims (26, 27, 28, 29, 30)
Specification