Please download the dossier by clicking on the dossier button x
×

Active transfer time delay for automatic transfer switch

  • US 8,766,489 B2
  • Filed: 08/29/2011
  • Issued: 07/01/2014
  • Est. Priority Date: 08/29/2011
  • Status: Active Grant
First Claim
Patent Images

1. An automatic transfer switch comprising:

  • a first input structured to input a first voltage from a first power source;

    a second input structured to input a second voltage from a second power source;

    a first output structured to output a start signal to said second power source;

    a first timer structured to time a first time after the second voltage is available;

    a second timer structured to delay for less than or equal to a second time before outputting a transfer signal, the second time being reduced to not less than zero by the first time when the second voltage is available;

    a second output;

    a transfer mechanism structured to selectively electrically connect one of said first input and said second input to said second output; and

    a circuit cooperating with said first input, said second input and said transfer mechanism, said circuit being structured to cause the start signal to be output by said first output responsive to the first and second voltages not being available, said circuit also being structured to cause said transfer mechanism to electrically connect said second input to said second output in response to the transfer signal.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×