Phase locked loop, semiconductor device, and wireless tag
First Claim
Patent Images
1. A semiconductor device comprising:
- a phase locked loop comprising a loop filter, and configured to output a clock signal;
a first antenna configured to receive a first electromagnetic wave and output a first alternating current signal;
a second antenna configured to receive a second electromagnetic wave and output a second alternating current signal;
a battery configured to be charged wirelessly by the first alternating current signal supplied from the first antenna and the second alternating current signal supplied from the second antenna, and output a power supply voltage to the phase locked loop; and
a control circuit configured to control charging and discharging of the battery,wherein a characteristic of the phase locked loop is switched in accordance with a time constant of the loop filter,wherein the first antenna is connected to both the phase locked loop and the battery, andwherein the first antenna is configured to supply the first alternating current signal to a first demodulation circuit so that the phase locked loop outputs the clock signal, and to a first power supply circuit so that the battery is charged wirelessly.
0 Assignments
0 Petitions
Accused Products
Abstract
An object is to provide a PLL having a wide operating range. Another object is to provide a semiconductor device or a wireless tag which has a wide operating range in a communication distance or temperature by incorporating such a PLL. The semiconductor device or the wireless tag includes a first divider circuit; a second divider circuit; a phase comparator circuit to which an output of the first divider circuit and an output of the second divider circuit are provided; a loop filter to which an output of the phase comparator circuit is supplied and in which a time constant is switched in accordance with an inputted signal; and a voltage controlled oscillator circuit to which an output of the loop filter is supplied and which supplies an output to the second divider circuit.
19 Citations
16 Claims
-
1. A semiconductor device comprising:
-
a phase locked loop comprising a loop filter, and configured to output a clock signal; a first antenna configured to receive a first electromagnetic wave and output a first alternating current signal; a second antenna configured to receive a second electromagnetic wave and output a second alternating current signal; a battery configured to be charged wirelessly by the first alternating current signal supplied from the first antenna and the second alternating current signal supplied from the second antenna, and output a power supply voltage to the phase locked loop; and a control circuit configured to control charging and discharging of the battery, wherein a characteristic of the phase locked loop is switched in accordance with a time constant of the loop filter, wherein the first antenna is connected to both the phase locked loop and the battery, and wherein the first antenna is configured to supply the first alternating current signal to a first demodulation circuit so that the phase locked loop outputs the clock signal, and to a first power supply circuit so that the battery is charged wirelessly. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A semiconductor device comprising:
-
a phase locked loop comprising a divider circuit, and configured to output a clock signal; a first antenna configured to receive a first electromagnetic wave and output a first alternating current signal; a second antenna configured to receive a second electromagnetic wave and output a second alternating current signal; a battery configured to be charged wirelessly by the first alternating current signal supplied from the first antenna and the second alternating current signal supplied from the second antenna, and output a power supply voltage to the phase locked loop; and a control circuit configured to control charging and discharging of the battery, wherein a characteristic of the phase locked loop is switched in accordance with a frequency division number of the divider circuit, wherein the first antenna is connected to both the phase locked loop and the battery, and wherein the first antenna is configured to supply the first alternating current signal to a first demodulation circuit so that the phase locked loop outputs the clock signal, and to a first power supply circuit so that the battery is charged wirelessly. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeSemiconductor Energy Laboratory Co., Ltd.
-
Original AssigneeSemiconductor Energy Laboratory Co., Ltd.
-
InventorsKato, Kiyoshi, Matsuzaki, Takanori
-
Primary Examiner(s)Chang, Joseph
-
Assistant Examiner(s)Shin, Jeffrey
-
Application NumberUS13/173,595Publication NumberTime in Patent Office1,104 DaysField of Search331/1.A, 331/16, 331/17, 327/156, 340/10.1US Class Current331/17CPC Class CodesH03L 7/093 using special filtering or ...H03L 7/0995 the oscillator comprising a...H03L 7/1075 by changing characteristics...H03L 7/18 using a frequency divider o...
