Memory circuit
First Claim
1. A memory circuit comprising:
- a volatile memory; and
a nonvolatile memory including;
a first transistor whose channel is formed in a semiconductor layer including an oxide semiconductor, anda second transistor whose gate is electrically connected to one of a source and a drain of the first transistor,wherein the nonvolatile memory is configured to hold a data signal output from the volatile memory in a node where the one of the source and the drain of the first transistor and the gate of the second transistor are connected when an operation of the volatile memory is stopped, andwherein a booster circuit capable of increasing voltage to be applied to the gate of the first transistor is provided between the gate of the first transistor and a wiring capable of supplying power supply potential.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention provides a memory circuit in which, while the power is not supplied, a data signal that has been held in a memory section corresponding to a volatile memory can be held in a capacitor in a memory section corresponding to a nonvolatile memory. In the nonvolatile memory section, a transistor whose channel is formed in an oxide semiconductor layer allows a signal to be held in the capacitor for a long period. Thus, the memory circuit can hold a logic state (data signal) even while the power supply is stopped. A potential applied to a gate of the transistor whose channel is formed in an oxide semiconductor layer is raised by a booster circuit provided between a wiring for carrying power supply potential and the gate of the transistor, allowing a data signal to be held even by one power supply potential without malfunction.
140 Citations
20 Claims
-
1. A memory circuit comprising:
-
a volatile memory; and a nonvolatile memory including; a first transistor whose channel is formed in a semiconductor layer including an oxide semiconductor, and a second transistor whose gate is electrically connected to one of a source and a drain of the first transistor, wherein the nonvolatile memory is configured to hold a data signal output from the volatile memory in a node where the one of the source and the drain of the first transistor and the gate of the second transistor are connected when an operation of the volatile memory is stopped, and wherein a booster circuit capable of increasing voltage to be applied to the gate of the first transistor is provided between the gate of the first transistor and a wiring capable of supplying power supply potential. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A memory circuit, comprising:
-
a volatile memory; and a nonvolatile memory including; a first transistor whose channel is formed in a semiconductor layer including an oxide semiconductor, a second transistor whose gate is electrically connected to one of a source and a drain of the first transistor, a third transistor wherein one of a source and a drain of the third transistor is electrically connected to the other one of the source and the drain of the first transistor and wherein the third transistor is configured so that a conduction state and a non-conduction state of the third transistor is controlled by a write control signal, and a fourth transistor capable of bringing the gate of the first transistor into an electrically floating state, wherein the nonvolatile memory is configured to hold a data signal output from the volatile memory in a node where the one of the source and the drain of the first transistor and the gate of the second transistor are connected when an operation of the volatile memory is stopped, and wherein a booster circuit capable of increasing voltage to be applied to the gate of the first transistor is provided between the gate of the first transistor and a wiring capable of supplying power supply potential. - View Dependent Claims (7, 8, 9, 10)
-
-
11. A memory circuit, comprising:
-
a volatile memory; and a nonvolatile memory including; a first transistor whose channel is formed in a semiconductor layer including an oxide semiconductor, a second transistor whose gate is electrically connected to one of a source and a drain of the first transistor, a third transistor wherein one of a source and a drain of the third transistor is electrically connected to the other one of the source and the drain of the first transistor and wherein the third transistor is configured so that a conduction state and a non-conduction state of the third transistor is controlled by a write control signal, and a fourth transistor capable of bringing the gate of the first transistor into an electrically floating state, wherein the nonvolatile memory is configured to hold a data signal output from the volatile memory in a node where the one of the source and the drain of the first transistor and the gate of the second transistor are connected when an operation of the volatile memory is stopped, wherein holding of the data signal is performed through a first phase inverter circuit capable of inverting a logic state of the data signal, and output of the data signal is performed through a second phase inverter circuit capable of inverting a logic state of the held data signal, and wherein a booster circuit capable of increasing voltage to be applied to the gate of the first transistor is provided between the gate of the first transistor and a wiring capable of supplying power supply potential. - View Dependent Claims (12, 13, 14, 15, 16, 17)
-
-
18. A semiconductor device comprising:
-
a volatile memory; and a nonvolatile memory electrically connected to the volatile memory, the nonvolatile memory comprising; a first transistor; a second transistor whose first terminal is electrically connected to a gate terminal of the first transistor, wherein the second transistor comprises a semiconductor layer including an oxide semiconductor, and the semiconductor layer includes a channel; and a third transistor whose first terminal is electrically connected to a gate terminal of the second transistor, wherein a second terminal of the third transistor is electrically connected to a gate terminal of the third transistor, wherein a first terminal of the first transistor is electrically connected to the volatile memory. - View Dependent Claims (19, 20)
-
Specification