Stripe-based memory operation
First Claim
Patent Images
1. A method for stripe-based memory operation, comprising:
- writing original data and error correction data in a first stripe across a storage volume of a plurality of memory devices;
invalidating a first fragment of the written original data in the first stripe;
detecting an error in a second fragment of original data in the first stripe; and
correcting the error, wherein correcting the error includes;
creating replacement data for the second fragment of original data based on at least a remainder of the original data including the invalidated first fragment and the error correction data in the first stripe; and
writing the replacement data in a second stripe without writing the remainder of the original data in the second stripe.
8 Assignments
0 Petitions
Accused Products
Abstract
The present disclosure includes methods and devices for stripe-based memory operation. One method embodiment includes writing data in a first stripe across a storage volume of a plurality of memory devices. A portion of the first stripe is updated by writing updated data in a portion of a second stripe across the storage volume of the plurality of memory devices. The portion of the first stripe is invalidated. The invalid portion of the first stripe and a remainder of the first stripe are maintained until the first stripe is reclaimed. Other methods and devices are also disclosed.
28 Citations
20 Claims
-
1. A method for stripe-based memory operation, comprising:
-
writing original data and error correction data in a first stripe across a storage volume of a plurality of memory devices; invalidating a first fragment of the written original data in the first stripe; detecting an error in a second fragment of original data in the first stripe; and correcting the error, wherein correcting the error includes; creating replacement data for the second fragment of original data based on at least a remainder of the original data including the invalidated first fragment and the error correction data in the first stripe; and writing the replacement data in a second stripe without writing the remainder of the original data in the second stripe. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A device, comprising:
memory control circuitry configured to; write original data and error correction data in a first stripe across a storage volume of a plurality of memory devices; invalidate a first fragment of the written original data in the first stripe; detect an error in a second fragment of original data in the first stripe; and correct the error, by; creating replacement data for the second fragment of original data based on at least a remainder of the original data including the invalidated first fragment and the error correction data in the first stripe; and writing the replacement data in a second stripe without writing the remainder of the original data in the second stripe. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
19. A memory system, comprising:
-
a plurality of non-volatile memory devices that provide a storage volume; control circuitry, wherein the control circuitry is configured to; write original data and error correction data in a first stripe across the storage volume of the plurality of memory devices; invalidate a first fragment of the written original data in the first stripe; detect an error in a second fragment of original data in the first stripe; and correct the error, by; creating replacement data for the second fragment of original data based on at least a remainder of the original data including the invalidated first fragment and the error correction data in the first stripe; and writing the replacement data in a second stripe without writing the remainder of the original data in the second stripe. - View Dependent Claims (20)
-
Specification