Array substrate, manufacturing method of the same, and fabricating method of display device including the array substrate
First Claim
1. An array substrate for a display device, comprising:
- a substrate;
a gate pad, a gate electrode, and a gate line formed on the substrate;
a gate insulation layer formed over the gate pad, the gate electrode, and the gate line;
a semiconductor layer formed on the gate insulation layer;
a drain electrode and a source electrode formed on the semiconductor layer, a thin film transistor including the gate electrode, the drain electrode, and the source electrode;
a data line formed on the gate insulation layer and crossing the gate line to define a pixel area, the data line coupled to the source electrode;
a passivation layer formed over the data line, the source electrode, the drain electrode, and a portion of the gate insulation layer, the passivation layer including a drain contact hole to expose the drain electrode; and
a pixel electrode formed on the passivation layer in the pixel area and connected to the drain electrode through the drain contact hole, andwherein each of the data line, the source electrode, and the drain electrode includes a lower layer having copper and an upper layer covering upper and side surfaces of the lower layer, and wherein the upper layer is thinner than the lower layer.
1 Assignment
0 Petitions
Accused Products
Abstract
An array substrate for a display device includes an insulation substrate, a gate line formed on the insulation substrate, a data line crossing the gate line to define a pixel area, a thin film transistor including a gate electrode connected to the gate line, a source electrode connected to the data line, and a drain electrode, a passivation layer covering the gate line, the data line and the thin film transistor and including a drain contact hole to expose the drain electrode, and a pixel electrode formed on the pixel area and being connected to the drain contact hole through the drain contact hole. Each of the data line, the source electrode and the drain electrode includes a lower layer having copper and an upper layer covering upper and side surfaces of the lower layer, and the upper layer is thinner than the lower layer.
-
Citations
20 Claims
-
1. An array substrate for a display device, comprising:
-
a substrate; a gate pad, a gate electrode, and a gate line formed on the substrate; a gate insulation layer formed over the gate pad, the gate electrode, and the gate line; a semiconductor layer formed on the gate insulation layer; a drain electrode and a source electrode formed on the semiconductor layer, a thin film transistor including the gate electrode, the drain electrode, and the source electrode; a data line formed on the gate insulation layer and crossing the gate line to define a pixel area, the data line coupled to the source electrode; a passivation layer formed over the data line, the source electrode, the drain electrode, and a portion of the gate insulation layer, the passivation layer including a drain contact hole to expose the drain electrode; and a pixel electrode formed on the passivation layer in the pixel area and connected to the drain electrode through the drain contact hole, and wherein each of the data line, the source electrode, and the drain electrode includes a lower layer having copper and an upper layer covering upper and side surfaces of the lower layer, and wherein the upper layer is thinner than the lower layer. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method of fabricating an array substrate for a display device, the method comprising the steps of:
-
forming a gate pad, a gate electrode, and a gate line on a substrate; forming a gate insulation layer over the gate pad, the gate electrode, and the gate line; forming a semiconductor layer on the gate insulation layer; forming a drain electrode and a source electrode on the semiconductor layer, a thin film transistor including the gate electrode, the drain electrode, and the source electrode; forming a data line on the gate insulation layer, the data line crossing the gate line to define a pixel area and the data line coupled to the source electrode; forming a passivation layer over the data line, the source electrode, the drain electrode, and a portion of the gate insulation layer, the passivation layer including a drain contact hole to expose the drain electrode; and forming a pixel electrode on the passivation layer in the pixel area, the pixel electrode connected to the drain electrode through the drain contact hole, and wherein each of the data line, the source electrode, and the drain electrode is formed to include a lower layer having copper and an upper layer covering upper and side surfaces of the lower layer, and wherein the upper layer is formed thinner than the lower layer. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. An array substrate for a display device, comprising:
-
a substrate; a gate pad, a gate electrode, and a gate line formed on the substrate; a gate insulation layer formed over the gate pad, the gate electrode, and the gate line; a semiconductor layer formed on the gate insulation layer; a drain electrode and a source electrode formed on the semiconductor layer, a thin film transistor including the gate electrode, the drain electrode, and the source electrode, the source electrode including a first source electrode layer made of a first material and a second source electrode layer made of a second material that covers the first source electrode layer, and the drain electrode including a first drain electrode layer made of the first material and a second drain electrode layer made of the second material that covers the first drain electrode layer; a data line formed on the gate insulation layer and crossing the gate line to define a pixel area, the data line coupled to the source electrode and including a first data line layer made of the first material and a second data line layer made of the second material that covers the first data line layer; a passivation layer formed over the data line, the source electrode, the drain electrode, and a portion of the gate insulation layer, the passivation layer including a drain contact hole to expose the drain electrode; and a pixel electrode formed on the passivation layer in the pixel area and connected to the drain electrode through the drain contact hole, and wherein the second data line layer is thinner than the first data line layer, the second source electrode layer is thinner than the first source electrode layer, and the second drain electrode layer is thinner than the first drain electrode layer. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A method of fabricating an array substrate for a display device, the method comprising:
-
forming a gate pad, a gate electrode, and a gate line formed on a substrate; forming a gate insulation layer over the gate pad, the gate electrode, and the gate line; forming a semiconductor layer on the gate insulation layer; forming a drain electrode and a source electrode on the semiconductor layer, a thin film transistor including the gate electrode, the drain electrode, and the source electrode, the source electrode formed to include a first source electrode layer made of a first material and a second source electrode layer made of a second material that covers the first source electrode layer, and the drain electrode formed to include a first drain electrode layer made of the first material and a second drain electrode layer made of the second material that covers the first drain electrode layer; forming a data line on the gate insulation layer, the data line crossing the gate line to define a pixel area, the data line coupled to the source electrode and formed to include a first data line layer made of the first material and a second data line layer made of the second material that covers the first data line layer; forming a passivation layer over the data line, the source electrode, the drain electrode, and a portion of the gate insulation layer, the passivation layer formed to include a drain contact hole to expose the drain electrode; and forming a pixel electrode on the passivation layer in the pixel area, the pixel electrode being connected to the drain electrode through the drain contact hole, and wherein the second data line layer is thinner than the first data line layer, the second source electrode layer is thinner than the first source electrode layer, and the second drain electrode layer is thinner than the first drain electrode layer. - View Dependent Claims (20)
-
Specification