Low voltage tunnel field-effect transistor (TFET) and method of making same
First Claim
1. A tunnel field-effect transistor comprising:
- a p-n tunnel junction comprising;
a source-layer comprising a source-tunneling-region;
a drain-layer comprising a drain-tunneling-region and underneath the drain-layer an air-bridge that substantially restricts electrical conduction between the drain-layer and the source-layer through the drain-tunneling-region and the source-tunneling-region; and
a depletion region formed at the interface of the source-tunneling-region and drain-tunneling-region in which the depletion region exhibits an internal electric field that substantially points between the source-tunneling-region and drain-tunneling-region when no external electric field is imposed;
a gate-dielectric interfaced onto the drain-tunneling-region such that the drain-tunneling-region is immediately between the source-tunneling-region and the gate-dielectric;
a gate interfaced onto the gate-dielectric wherein the gate is configured to impose an external electric field which is oriented substantially in parallel to the internal electric field of the depletion region;
a source-contact coupled to the source-layer; and
a drain-contact coupled to the drain-layer.
2 Assignments
0 Petitions
Accused Products
Abstract
A low voltage tunnel field effect transistor includes a p-n tunnel junction, a gate-dielectric, a gate, a source-contact, and a drain-contact. The p-n tunnel junction includes a depletion region interfacing together a source-layer and a drain-layer. The depletion region includes a source-tunneling-region of the source-layer and a drain-tunneling-region of the drain-layer. When no external electric field is imposed, the depletion region of the p-n tunnel junction has an internal electric field that substantially points towards the source-tunneling-region and the drain-tunneling-region. The gate-dielectric is interfaced directly onto the drain-tunneling-region such that the drain-tunneling-region is between the source-tunneling-region and the gate-dielectric. The gate is interfaced onto the gate-dielectric such that the gate is configured to impose an external electric field which is oriented substantially in parallel to the internal electric field of the depletion region.
-
Citations
16 Claims
-
1. A tunnel field-effect transistor comprising:
-
a p-n tunnel junction comprising; a source-layer comprising a source-tunneling-region; a drain-layer comprising a drain-tunneling-region and underneath the drain-layer an air-bridge that substantially restricts electrical conduction between the drain-layer and the source-layer through the drain-tunneling-region and the source-tunneling-region; and a depletion region formed at the interface of the source-tunneling-region and drain-tunneling-region in which the depletion region exhibits an internal electric field that substantially points between the source-tunneling-region and drain-tunneling-region when no external electric field is imposed; a gate-dielectric interfaced onto the drain-tunneling-region such that the drain-tunneling-region is immediately between the source-tunneling-region and the gate-dielectric; a gate interfaced onto the gate-dielectric wherein the gate is configured to impose an external electric field which is oriented substantially in parallel to the internal electric field of the depletion region; a source-contact coupled to the source-layer; and a drain-contact coupled to the drain-layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. A tunnel field-effect transistor comprising:
-
a p-n tunnel junction comprising; a source-layer comprising a p-doped InP source-layer and a source-tunneling-region; a drain-layer comprising an n-doped InxGa1-xAs drain-layer wherein the subscript x is between 0 and 1 and a drain-tunneling-region; and a depletion region formed at the interface of the source-tunneling-region and drain-tunneling-region in which the depletion region exhibits an internal electric field that substantially points between the source-tunneling-region and drain-tunneling-region when no external electric field is imposed; a gate-dielectric interfaced onto the drain-tunneling-region such that the drain-tunneling-region is immediately between the source-tunneling-region and the gate-dielectric; a gate interfaced onto the gate-dielectric wherein the gate is configured to impose an external electric field which is oriented substantially in parallel to the internal electric field of the depletion region; a source-contact coupled to the source-layer; and a drain-contact coupled to the drain-layer.
-
Specification