Method and apparatus for adapting a variable impedance network
First Claim
Patent Images
1. A tunable capacitor, comprising:
- a decoder for generating a plurality of control signals;
an array of tunable switched capacitors comprising a plurality of fixed capacitors coupled to a plurality of switches;
wherein the plurality of switches are controlled by the plurality of control signals to manage a tunable range of reactance of the array of tunable switched capacitors,wherein the array of tunable switched capacitors is adapted to have non-uniform quality (Q) factors,wherein each of the switches are adapted to have a parasitic resistance which results in the non-uniform Q factors of the array of tunable switched capacitors,wherein at least one of the switches comprises one of a plurality of semiconductor switches or a plurality of micro-electro-mechanical systems (MEMS) switches, andwherein a scaling factor of the plurality of semiconductor switches or the plurality of MEMS switches results in the non-uniform Q factors of the array of tunable switched capacitors.
5 Assignments
0 Petitions
Accused Products
Abstract
The present disclosure may include, for example, a tunable capacitor having a decoder for generating a plurality of control signals, and an array of tunable switched capacitors comprising a plurality of fixed capacitors coupled to a plurality of switches. The plurality of switches can be controlled by the plurality of control signals to manage a tunable range of reactance of the array of tunable switched capacitors. Additionally, the array of tunable switched capacitors is adapted to have non-uniform quality (Q) factors. Additional embodiments are disclosed.
407 Citations
23 Claims
-
1. A tunable capacitor, comprising:
-
a decoder for generating a plurality of control signals; an array of tunable switched capacitors comprising a plurality of fixed capacitors coupled to a plurality of switches; wherein the plurality of switches are controlled by the plurality of control signals to manage a tunable range of reactance of the array of tunable switched capacitors, wherein the array of tunable switched capacitors is adapted to have non-uniform quality (Q) factors, wherein each of the switches are adapted to have a parasitic resistance which results in the non-uniform Q factors of the array of tunable switched capacitors, wherein at least one of the switches comprises one of a plurality of semiconductor switches or a plurality of micro-electro-mechanical systems (MEMS) switches, and wherein a scaling factor of the plurality of semiconductor switches or the plurality of MEMS switches results in the non-uniform Q factors of the array of tunable switched capacitors. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
- 13. A device, comprising first and second variable capacitors within a single die with each end of said first and second variable capacitors having an accessible external port, wherein the first and second variable capacitors are adapted to be configured as a Tee, Pi or L circuit topology.
-
21. A tunable capacitor on a die, comprising:
-
a decoder for generating a plurality of control signals; an array of tunable switched capacitors comprising a plurality of fixed capacitors coupled to a plurality of switches; wherein the plurality of switches are controlled by the plurality of control signals to manage a tunable range of reactance of the array of tunable switched capacitors; wherein one of the plurality of fixed capacitors is coupled to the array to reduce an aggregate parasitic capacitance of the array of tunable switched capacitors, wherein the array of tunable switched capacitors is adapted to have uniform quality (Q) factors, wherein one end of the coupled fixed capacitor is coupled to a first external port of the die, wherein a portion of the array of tunable switched capacitors is coupled to a second external port of the die, and wherein the coupled fixed capacitor is couplable to the array of tunable switched capacitors by way of the first and second external ports.
-
-
22. A tunable capacitor on a die, comprising:
-
a decoder for generating a plurality of control signals; an array of tunable switched capacitors comprising a plurality of fixed capacitors coupled to a plurality of switches; wherein the plurality of switches are controlled by the plurality of control signals to manage a tunable range of reactance of the array of tunable switched capacitors; wherein one of the plurality of fixed capacitors is coupled to the array to reduce an aggregate parasitic capacitance of the array of tunable switched capacitors, wherein the array of tunable switched capacitors is adapted to have uniform quality (Q) factors, wherein the coupled fixed capacitor is located externally to the die, wherein one of the plurality of switches is coupled to a first external port of the die, wherein a portion of the array of tunable switched capacitors is coupled to a second external port of the die, and wherein the coupled fixed capacitor is couplable to the array of tunable switched capacitors by way of the first and second external ports.
-
-
23. A method, comprising:
-
causing an array of tunable switched reactive elements to adapt to a variable load impedance; and configuring the array of tunable switched reactive elements to have non-uniform quality (Q) factors, wherein the array of tunable switched reactive elements comprises one of one or more fixed capacitors coupled to one or more switches, one or more fixed inductors coupled to one or more switches, or combinations thereof, wherein at least one of the switches comprises one of a plurality of semiconductor switches or a plurality of micro-electro-mechanical systems (MEMS) switches, and wherein a scaling factor of the plurality of semiconductor switches or the plurality of MEMS switches results in the non-uniform Q factors of the array of tunable switched reactive elements.
-
Specification