Semiconductor device packages having stacking functionality and including interposer
First Claim
1. A semiconductor device package, comprising:
- a substrate including a first surface, a second surface opposite the first surface, a plurality of first electrical contacts disposed on or adjacent to the first surface, and a plurality of second electrical contacts disposed on or adjacent to the second surface;
a semiconductor chip disposed on or adjacent to the second surface of the substrate, and electrically coupled to the substrate; and
an interposer disposed on or adjacent to the semiconductor chip and electrically coupled to the substrate;
wherein at least one of the first contacts is electrically coupled to at least one of the second contacts through the interposer.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor device package with an interposer, which serves as an intermediate or bridge circuit of various electrical pathways in the package to electrically connect any two or more electrical contacts, such as any two or more electrical contacts of a substrate and a chip. In particular, the interposer provides electrical pathways for simplifying a circuit layout of the substrate, reducing the number of layers of the substrate, thereby reducing package height and manufacturing cost. Furthermore, the tolerance of the circuit layout can be increased or maintained, while controlling signal interference between adjacent traces and accommodating high density circuit designs. Moreover, the package is suitable for a PoP process, where a profile of top solder balls on the substrate and a package body can be varied according to particular applications, so as to expose at least a portion of each of the top solder balls and electrically connect the package to another device through the exposed, top solder balls.
-
Citations
16 Claims
-
1. A semiconductor device package, comprising:
-
a substrate including a first surface, a second surface opposite the first surface, a plurality of first electrical contacts disposed on or adjacent to the first surface, and a plurality of second electrical contacts disposed on or adjacent to the second surface; a semiconductor chip disposed on or adjacent to the second surface of the substrate, and electrically coupled to the substrate; and an interposer disposed on or adjacent to the semiconductor chip and electrically coupled to the substrate; wherein at least one of the first contacts is electrically coupled to at least one of the second contacts through the interposer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A semiconductor device package, comprising:
-
a substrate including an upper surface, a plurality of electrical contacts disposed on or adjacent to the upper surface; a chip coupled to the upper surface of the substrate, and electrically coupled to the substrate, the chip including a plurality of edges; and an interposer disposed on or adjacent to the chip and electrically coupled to the substrate; wherein a first one of the contacts is located adjacent a first one of the edges of the chip, and a second one of the contacts is located adjacent a second one of the edges of the chip, and the first contact is electrically coupled to the second contact through the interposer. - View Dependent Claims (13, 14, 15, 16)
-
Specification