Image processing device, image processing method, and solid-state imaging device
First Claim
Patent Images
1. An image processing device comprising:
- a high dynamic range synthesizing circuit that synthesizes a first image signal in accordance with an amount of incident light on each first pixel during a first charge accumulation period and a second image signal in accordance with an amount of incident light on each second pixel during a second charge accumulation period shorter than the first charge accumulation period,wherein the high dynamic range synthesizing circuit includesa signal level adjusting unit that adjusts a signal level of the second image signal in accordance with a ratio between the first and second charge accumulation periods,an interpolation processing unit to which the first image signal and the second image signal of which the signal level is adjusted by the signal level adjusting unit are input and that generates interpolated signals, andan expansion processing unit that performs an expansion process between the interpolated signals by a signal level exceeding an output saturation level at which saturation of an output charge for the amount of incident light during the first charge accumulation period occurs,wherein the interpolation processing unitgenerates the interpolated signal through an interpolation process on the first pixel, which is set as a target pixel, using the second image signal from each second pixel which is a peripheral pixel located in periphery of the first pixel which is the target pixel, andgenerates the interpolated signal through an interpolation process on the second pixel, which is set as a target pixel, using the first image signal from each first pixel which is a peripheral pixel located in periphery of the second pixel which is the target pixel.
1 Assignment
0 Petitions
Accused Products
Abstract
According to one embodiment, a high dynamic range synthesizing circuit includes an interpolation processing unit. The interpolation processing unit generates an interpolated signal for a first pixel, which is set as a target pixel, through an interpolation process using a second image signal from a second pixel which is a peripheral pixel. The interpolation processing unit generates an interpolated signal for the second pixel, which is set as a target pixel, through an interpolation process using the first image signal from the first pixel which is a peripheral pixel.
5 Citations
20 Claims
-
1. An image processing device comprising:
-
a high dynamic range synthesizing circuit that synthesizes a first image signal in accordance with an amount of incident light on each first pixel during a first charge accumulation period and a second image signal in accordance with an amount of incident light on each second pixel during a second charge accumulation period shorter than the first charge accumulation period, wherein the high dynamic range synthesizing circuit includes a signal level adjusting unit that adjusts a signal level of the second image signal in accordance with a ratio between the first and second charge accumulation periods, an interpolation processing unit to which the first image signal and the second image signal of which the signal level is adjusted by the signal level adjusting unit are input and that generates interpolated signals, and an expansion processing unit that performs an expansion process between the interpolated signals by a signal level exceeding an output saturation level at which saturation of an output charge for the amount of incident light during the first charge accumulation period occurs, wherein the interpolation processing unit generates the interpolated signal through an interpolation process on the first pixel, which is set as a target pixel, using the second image signal from each second pixel which is a peripheral pixel located in periphery of the first pixel which is the target pixel, and generates the interpolated signal through an interpolation process on the second pixel, which is set as a target pixel, using the first image signal from each first pixel which is a peripheral pixel located in periphery of the second pixel which is the target pixel. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An image processing method comprising:
-
high dynamic range synthesis of synthesizing a first image signal in accordance with an amount of incident light on each first pixel during a first charge accumulation period and a second image signal in accordance with an amount of incident light on each second pixel during a second charge accumulation period shorter than the first charge accumulation period, wherein the high dynamic range synthesis includes adjusting a signal level of the second image signal in accordance with a ratio between the first and second charge accumulation periods, generating interpolated signals using the first image signal and the second image signal of which the signal level is adjusted, and performing an expansion process between the interpolated signals by a signal level exceeding an output saturation level at which saturation of an output charge for the amount of incident light during the first charge accumulation period occurs, wherein, in the generating of the interpolated signals, an interpolation process is performed on the first pixel, which is set as a target pixel, using the second image signal from each second pixel which is a peripheral pixel located in periphery of the first pixel which is the target pixel, and an interpolation process is performed on the second pixel, which is set as a target pixel, using the first image signal from each first pixel which is a peripheral pixel located in periphery of the second pixel which is the target pixel. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A solid-state imaging device comprising:
-
a pixel array that first pixels detecting an amount of incident light during a first charge accumulation period and second pixels detecting an amount of incident light during a second charge accumulation period shorter than the first charge accumulation period; and a high dynamic range synthesizing circuit that synthesizes a first image signal output in accordance with the amount of incident light by the first pixel and a second image signal output in accordance with the amount of incident light by the second pixel, wherein the high dynamic range synthesizing circuit includes a signal level adjusting unit that adjusts a signal level of the second image signal in accordance with a ratio between the first and second charge accumulation periods, an interpolation processing unit to which the first image signal and the second image signal of which the signal level is adjusted by the signal level adjusting unit are input and that generates interpolated signals, and an expansion processing unit that performs an expansion process between the interpolated signals by a signal level exceeding an output saturation level at which saturation of an output charge for the amount of incident light during the first charge accumulation period occurs, wherein the interpolation processing unit generates the interpolated signal through an interpolation process on the first pixel, which is set as a target pixel, using the second image signal from each second pixel which is a peripheral pixel located in periphery of the first pixel which is the target pixel, and generates the interpolated signal through an interpolation process on the second pixel, which is set as a target pixel, using the first image signal from each first pixel which is a peripheral pixel located in periphery of the second pixel which is the target pixel. - View Dependent Claims (20)
-
Specification