×

Semiconductor light emitting device and method for manufacturing the same

  • US 8,829,490 B2
  • Filed: 03/18/2014
  • Issued: 09/09/2014
  • Est. Priority Date: 10/08/2007
  • Status: Active Grant
First Claim
Patent Images

1. A semiconductor light emitting device, comprising:

  • a first conductive semiconductor layer;

    an active layer disposed on the first conductive semiconductor layer;

    a second conductive semiconductor layer disposed between the first conductive semiconductor layer and the active layer;

    a third conductive semiconductor layer disposed between the active layer and the second conductive semiconductor layer;

    a fourth conductive semiconductor layer on the active layer;

    a fifth conductive semiconductor layer disposed between the fourth conductive semiconductor layer and the active layer;

    a first electrode layer electrically connected to at least one of the first to third conductive semiconductor layers; and

    a second electrode layer electrically connected to the fifth conductive semiconductor layer,wherein the first to third conductive semiconductor layers include an n-type dopant,wherein the fourth and fifth conductive semiconductor layers include a p-type dopant,wherein the first and third conductive semiconductor layers are formed of a GaN semiconductor,wherein the second conductive semiconductor layer is formed of an InGaN-based semiconductor and is formed of a different semiconductor from the first and third conductive semiconductor layers,wherein the fourth conductive semiconductor layer is formed of an AlGaN semiconductor,wherein the fifth conductive semiconductor layer is formed of a GaN-based semiconductor,wherein the first conductive semiconductor layer has a thickness thicker than a thickness of the third conductive semiconductor layer,wherein the fifth conductive semiconductor layer has a thickness thicker than a thickness of the fourth conductive semiconductor layer,wherein the active layer includes plurality of quantum barrier layers and plurality of quantum well layers,wherein a cycle of the quantum barrier layer and the quantum well layer of the active layer includes a cycle of 2 to 10,wherein the plurality of quantum well layers include an InGaN semiconductor layer,wherein at least one of the plurality of quantum barrier layers includes a GaN-based semiconductor layer, andwherein at least two of the plurality barrier layers has a thickness of about 50 Å

    to about 300 Å

    , respectively.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×