Method and apparatus for switching clock frequency in a system-in-package device
First Claim
Patent Images
1. An apparatus, comprising:
- a first clock source;
a second clock source; and
circuitry configured to supply a clock signal to a circuit, said circuitry configured to change the clock signal from one frequency to another different frequency such that no clock signal is supplied when changing from said one frequency to said another different clock frequency;
wherein said circuitry comprises;
a first delay chain clocked at one of said frequency or different frequency and having a plurality of taps;
a logic circuit coupled to the taps of the first delay chain and configured to generate a first control signal indicating to stop use of said frequency and generate a second control signal enabling frequency change for said clock signal; and
a second delay chain clocked at one of said frequency or different frequency and reset in response to said first control signal and having an output configured to generate a third control signal indicating to start use of said different frequency.
1 Assignment
0 Petitions
Accused Products
Abstract
An apparatus includes a first clock source, a second clock source and circuitry configured to supply a clock signal to a circuit. The circuitry operates to change the clock signal from one frequency to another different frequency. This change is made in a manner whereby no clock signal is supplied during a period of time when the change from the one frequency to the another different clock frequency is being made.
19 Citations
27 Claims
-
1. An apparatus, comprising:
-
a first clock source; a second clock source; and circuitry configured to supply a clock signal to a circuit, said circuitry configured to change the clock signal from one frequency to another different frequency such that no clock signal is supplied when changing from said one frequency to said another different clock frequency; wherein said circuitry comprises; a first delay chain clocked at one of said frequency or different frequency and having a plurality of taps; a logic circuit coupled to the taps of the first delay chain and configured to generate a first control signal indicating to stop use of said frequency and generate a second control signal enabling frequency change for said clock signal; and a second delay chain clocked at one of said frequency or different frequency and reset in response to said first control signal and having an output configured to generate a third control signal indicating to start use of said different frequency. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. An apparatus, comprising:
-
a transmit physical interface including a data output and a clock output which is a timing reference for the data output; a first oscillating circuit configured to generate a first clock signal having a variable frequency; a second oscillating circuit configured to generate a second clock signal at a fixed frequency; and a control circuit configured to control operation of the transmit physical interface during a change in frequency of the clock output, said control circuit operable to; terminate transmit physical interface data output with the clock output derived from the first clock signal; activate transmit physical interface data output with the clock output derived from the second clock signal; change frequency of the first clock signal; terminate transmit physical interface data output with the clock output derived from the second clock signal; and activate transmit physical interface data output with the clock output derived from the first clock signal at the changed frequency. - View Dependent Claims (21, 22, 23, 24)
-
-
25. A method, comprising:
-
transmitting data output from a transmit physical interface with a clock output derived from a first clock signal having a variable frequency; and in response to a need to change a frequency of the clock output; terminating transmission of data output from the transmit physical interface with the clock output derived from the first clock signal; activating transmission of data output from the transmit physical interface with the clock output derived from a second clock signal having a fixed frequency; changing a frequency of the first clock signal; terminating transmission of data output from the transmit physical interface data output with the clock output derived from the second clock signal; and activating transmission of data output from the transmit physical interface data output with the clock output derived from the first clock signal at the changed frequency. - View Dependent Claims (26, 27)
-
Specification