×

Memory management among levels of cache in a memory hierarchy

  • US 8,843,706 B2
  • Filed: 02/27/2013
  • Issued: 09/23/2014
  • Est. Priority Date: 05/01/2008
  • Status: Expired due to Fees
First Claim
Patent Images

1. A method of memory management among levels of cache in a memory hierarchy in a computer with a processor operatively coupled through two or more levels of cache to a main random access memory, caches closer to the processor in the hierarchy characterized as higher in the hierarchy, the method comprising:

  • identifying a line in a first cache that is preferably retained in the first cache upon an access of the line in the first cache, the first cache backed up by at least one cache lower in the memory hierarchy, the lower cache implementing a least recently used type (‘

    LRU-type’

    ) cache line replacement policy;

    wherein the method is implemented on a network on chip (‘

    NOC’

    ), the NOC comprising integrated processor (‘

    IP’

    ) blocks, routers, memory communications controllers, and network interface controller, each IP block adapted to a router through a memory communications controller and a network interface controller, each memory communications controller controlling communication between an IP block and memory, and each network interface controller controlling inter-IP block communications through routers, wherein each router implements a plurality of virtual communications channels, the virtual communications channels characterized by different communication types.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×