Methods, sub-systems and systems that reduce a mismatch error associated with an analog circuit
First Claim
Patent Images
1. A sub-system, comprising:
- an analog circuit configured to replicate a first current to produce a replicated version of the first current, and to subtract the replicated version of the first current from a second current to produce a third current; and
a mismatch correction circuit configured to produce an adjustment signal, indicative of a mismatch error associated with the analog circuit, based on a digital version of the third current;
wherein the adjustment signal is used to reduce the mismatch error associated with the analog circuit.
2 Assignments
0 Petitions
Accused Products
Abstract
Circuits, methods, sub-systems and systems including adaptive analog subtraction for light sensing are described herein. In an embodiment, an analog circuit including a current mirror is configured to replicate a first current to produce a replicated version of the first current, and to subtract the replicated version of the first current from a second current to produce a third current. A mismatch correction circuit is configured to produce an adjustment signal, indicative of a mismatch error associated with the analog circuit, based on a digital version of the third current. This adjustment signal is used to reduce the mismatch error associated with the analog circuit.
17 Citations
20 Claims
-
1. A sub-system, comprising:
-
an analog circuit configured to replicate a first current to produce a replicated version of the first current, and to subtract the replicated version of the first current from a second current to produce a third current; and a mismatch correction circuit configured to produce an adjustment signal, indicative of a mismatch error associated with the analog circuit, based on a digital version of the third current; wherein the adjustment signal is used to reduce the mismatch error associated with the analog circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method for reducing a mismatch error associated within an analog circuit, comprising:
-
(a) accepting a first current and a second current; (b) using the analog circuit to replicate the first current to thereby produce a replicated version of the first current, and to subtract the replicated version of the first current from the second current to thereby produce a third current; (c) producing an adjustment signal based on a digital version of the third current, wherein the adjustment signal is indicative of the mismatch error associated with the analog circuit; and (d) using the adjustment signal to reduce the mismatch error associated with the analog circuit. - View Dependent Claims (13, 14, 15, 16, 17)
-
-
18. A system, comprising:
-
a first sub-system including an analog circuit configured to replicate a first current to produce a replicated version of the first current, and to subtract the replicated version of the first current from a second current to produce a third current; an analog-to-digital converter (ADC) configured to produce a digital version of the third current; and a mismatch correction circuit configured to produce an adjustment signal, indicative of a mismatch error associated with the analog circuit, based on the digital version of the third current; wherein the adjustment signal is used to reduce the mismatch error associated with the analog circuit; and a second sub-system configured to be adjusted in dependence on the third current or the digital version of the third current. - View Dependent Claims (19, 20)
-
Specification