Thin film transistor array panel
First Claim
1. A thin film transistor array panel, comprising:
- a substrate;
a plurality of gate lines disposed on the substrate, wherein each gate line comprises a gate pad;
a gate insulating layer disposed on the plurality of gate lines;
a plurality of data lines disposed on the gate insulating layer, wherein each data line comprises a data pad connected to a source electrode and a drain electrode;
a first passivation layer disposed on the plurality of data lines and the drain electrode;
a first electric field generating electrode disposed on the first passivation layer;
a second passivation layer disposed on the first electric field generating electrode; and
a second electric field generating electrode disposed on the second passivation layer,wherein the first passivation layer and the second passivation layer are inorganic materials, and the gate insulating layer, the first passivation layer, and the second passivation layer comprise a first contact hole exposing a part of the gate pad, the first passivation layer and the second passivation layer comprise a second contact hole exposing a part of the data pad, and at least one of the first contact hole and the second contact hole have a positive taper structure having a wider area at an upper side than at a lower side.
1 Assignment
0 Petitions
Accused Products
Abstract
A thin film transistor array panel includes a substrate, gate lines, each including a gate pad, a gate insulating layer, data lines, each including a data pad connected to a source and drain electrode, a first passivation layer disposed on the data lines and the drain electrode, a first electric field generating electrode, a second passivation layer disposed on the first electric field generating electrode, and a second electric field generating electrode. The gate insulating layer and the first and second passivation layers include a first contact hole exposing a part of the gate pad, the first and second passivation layers include a second contact hole exposing a part of the data pad, and at least one of the first and second contact holes have a positive taper structure having a wider area at an upper side than at a lower side.
-
Citations
19 Claims
-
1. A thin film transistor array panel, comprising:
-
a substrate; a plurality of gate lines disposed on the substrate, wherein each gate line comprises a gate pad; a gate insulating layer disposed on the plurality of gate lines; a plurality of data lines disposed on the gate insulating layer, wherein each data line comprises a data pad connected to a source electrode and a drain electrode; a first passivation layer disposed on the plurality of data lines and the drain electrode; a first electric field generating electrode disposed on the first passivation layer; a second passivation layer disposed on the first electric field generating electrode; and a second electric field generating electrode disposed on the second passivation layer, wherein the first passivation layer and the second passivation layer are inorganic materials, and the gate insulating layer, the first passivation layer, and the second passivation layer comprise a first contact hole exposing a part of the gate pad, the first passivation layer and the second passivation layer comprise a second contact hole exposing a part of the data pad, and at least one of the first contact hole and the second contact hole have a positive taper structure having a wider area at an upper side than at a lower side. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A thin film transistor array panel, comprising:
-
a substrate; a plurality of gate lines disposed on the substrate, wherein each gate line comprises a gate pad; a gate insulating layer disposed on the plurality of gate lines; a plurality of data lines disposed on the gate insulating layer, wherein each data line comprises a data pad connected to a source electrode and a drain electrode; a first passivation layer disposed on the plurality of data lines and the drain electrode; a first electric field generating electrode disposed on the first passivation layer; a second passivation layer disposed on the first electric field generating electrode; and a second electric field generating electrode disposed on the second passivation layer, wherein a ratio of a combination concentration of nitrogen and hydrogen to a combination concentration of silicon and hydrogen of the first passivation layer is larger than a ratio of a combination concentration of nitrogen and hydrogen to a combination concentration of silicon and hydrogen of the second passivation layer. - View Dependent Claims (18, 19)
-
Specification