Fin deformation modulation
First Claim
1. A method of manufacturing semiconductor fins and Fin Field Effect Transistors (FinFETs), the method comprising:
- forming a plurality of trenches extending from a top surface of a semiconductor substrate into the semiconductor substrate, with semiconductor strips formed between the plurality of trenches, wherein the plurality of trenches comprises a first trench and second trench wider than the first trench;
filling a first dielectric material in the plurality of trenches, wherein the first trench is substantially fully filled, and the second trench is filled partially, and wherein the first dielectric material has a first shrinkage rate;
forming a second dielectric material over the first dielectric material, wherein the second dielectric material fills an upper portion of the second trench, and wherein the second dielectric material has a second shrinkage rate different from the first shrinkage rate; and
performing a planarization to remove excess portions of the second dielectric material over the semiconductor substrate, wherein remaining portions of the first dielectric material and the second dielectric material form a first and a second Shallow Trench Isolation (STI) regions in the first and the second trenches, respectively.
1 Assignment
0 Petitions
Accused Products
Abstract
A method includes forming a plurality of trenches extending from a top surface of a semiconductor substrate into the semiconductor substrate, with semiconductor strips formed between the plurality of trenches. The plurality of trenches includes a first trench and second trench wider than the first trench. A first dielectric material is filled in the plurality of trenches, wherein the first trench is substantially fully filled, and the second trench is filled partially. A second dielectric material is formed over the first dielectric material. The second dielectric material fills an upper portion of the second trench, and has a shrinkage rate different from the first shrinkage rate of the first dielectric material. A planarization is performed to remove excess second dielectric material. The remaining portions of the first dielectric material and the second dielectric material form a first and a second STI region in the first and the second trenches, respectively.
29 Citations
20 Claims
-
1. A method of manufacturing semiconductor fins and Fin Field Effect Transistors (FinFETs), the method comprising:
-
forming a plurality of trenches extending from a top surface of a semiconductor substrate into the semiconductor substrate, with semiconductor strips formed between the plurality of trenches, wherein the plurality of trenches comprises a first trench and second trench wider than the first trench; filling a first dielectric material in the plurality of trenches, wherein the first trench is substantially fully filled, and the second trench is filled partially, and wherein the first dielectric material has a first shrinkage rate; forming a second dielectric material over the first dielectric material, wherein the second dielectric material fills an upper portion of the second trench, and wherein the second dielectric material has a second shrinkage rate different from the first shrinkage rate; and performing a planarization to remove excess portions of the second dielectric material over the semiconductor substrate, wherein remaining portions of the first dielectric material and the second dielectric material form a first and a second Shallow Trench Isolation (STI) regions in the first and the second trenches, respectively. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method of manufacturing semiconductor fins and Fin Field Effect Transistors (FinFETs), the method comprising:
-
forming a plurality of trenches extending from a top surface of a semiconductor substrate into the semiconductor substrate, with semiconductor strips formed between the plurality of trenches, wherein the plurality of trenches comprises a first trench and second trench wider than the first trench; filling a first dielectric material in the plurality of trenches, wherein the first trench is substantially fully filled, and the second trench is filled partially; performing a first anneal on the first dielectric material; after the first anneal, filling a second dielectric material over the first dielectric material, wherein the second dielectric material fully fills the second trench; and performing a planarization to remove excess portions of the second dielectric material over the semiconductor substrate, wherein remaining portions of the first dielectric material and the second dielectric material form Shallow Trench Isolation (STI) regions. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
-
16. A method of making semiconductor strips and Shallow Trench Isolation (STI) regions, the method comprising:
-
etching a semiconductor substrate to form a plurality of trenches in the semiconductor substrate; filling a first dielectric material into the plurality of trenches; solidifying the first dielectric material; filling a second dielectric material into the plurality of trenches after the solidifying the first dielectric material; solidifying the second dielectric material; and performing a planarization to remove excess portions of the second dielectric material, wherein remaining portions of the first dielectric material and the second dielectric material form Shallow Trench Isolation (STI) regions in the plurality of trenches. - View Dependent Claims (17, 18, 19, 20)
-
Specification