×

Software pipelining on a network on chip

  • US 8,898,396 B2
  • Filed: 04/23/2012
  • Issued: 11/25/2014
  • Est. Priority Date: 11/12/2007
  • Status: Active Grant
First Claim
Patent Images

1. A method of sharing memory in a software pipeline, the method implemented on a network on chip (‘

  • NOC’

    ), the NOC comprising integrated processor (‘

    IP’

    ) blocks, routers, memory communications controllers, and network interface controllers, each IP block operatively coupled to a router through a memory communications controller and a network interface controller, each memory communications controller controlling communication between an IP block and memory, and each network interface controller controlling inter-IP block communications through routers, the method comprising;

    allocating, by a stage of a software pipeline, memory to be shared among at least two stages of the software pipeline, including creating a smart pointer, the smart pointer including data elements for determining when the shared memory can be deallocated, wherein data elements for determining when the shared memory can be deallocated further comprise a table comprising at least one row for each path of execution in the pipeline, the table further comprising a column indicating that a segment of the shared memory is in use by a stage in a path of execution in the pipeline, the table further comprising a column indicating that a segment of the shared memory is no longer required for use by a stage in the path of execution in the pipeline;

    deallocating the shared memory based on the table within the data elements of the smart pointer.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×