×

Multi-core engine for detecting bit errors

  • US 8,898,536 B2
  • Filed: 04/27/2007
  • Issued: 11/25/2014
  • Est. Priority Date: 04/27/2007
  • Status: Active Grant
First Claim
Patent Images

1. A computer system for detecting errors during processing, comprising:

  • a network adapter of the computer system configured to receive a data stream including data from a client; and

    a processor of the computer system configured to process the data, the processor including one or more processor cores, wherein the one or more processor cores includes at least one of an encryption core and a decryption core, the one or more processor cores further configured to;

    calculate a first signature associated with the data,perform a first operation to the data to produce first updated data,perform a second operation to the first updated data to produce second updated data,calculate a second signature associated with the second updated data,store the first signature and the second signature in at least one buffer of the computer system;

    compare the first signature and the second signature from the at least one buffer,in response to the first signature and the second signature matching, store the first updated data in a memory of the computer system, andin response to the first signature and the second signature not matching;

    (i) perform the first operation to the data to produce new first updated data, (ii) perform the second operation to the new first updated data to produce new second updated data, and (iii) calculate a new second signature associated with the new second updated data, wherein (i)-(iii) are performed until the first signature associated with the data matches the new second signature.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×