Methods and apparatus for priority initialization of a second processor
First Claim
Patent Images
1. A method for activating a second processor by a first processor within an initialization routine, comprising:
- preparing a second chip for operation, the second chip comprising the second processor;
configuring the second chip'"'"'s pins;
programming the second processor by the first processor; and
downloading and running a firmware image on the second processor,wherein the second processor is activated early enough within the initialization routine to assist in the initialization routine;
wherein preparing the second chip comprises;
disabling interrupt service routines of the second chip;
turning on the general purpose input/output pins between the first chip and the second chip; and
making sure the second chip is powered down.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and systems provide for activating a second processor by a first processor in a dual processor device early within an initialization routine to enable the second processor to help complete initialization operations. The first processor may prepare a second processor chip for start up, configure the second chip'"'"'s pins, program the second processor, download a firmware image on the second processor, and initiate operations on the second processor. By performing this initialization early within the initialization routine, the second processor can assist in the initialization routine.
19 Citations
28 Claims
-
1. A method for activating a second processor by a first processor within an initialization routine, comprising:
-
preparing a second chip for operation, the second chip comprising the second processor; configuring the second chip'"'"'s pins; programming the second processor by the first processor; and downloading and running a firmware image on the second processor, wherein the second processor is activated early enough within the initialization routine to assist in the initialization routine; wherein preparing the second chip comprises; disabling interrupt service routines of the second chip; turning on the general purpose input/output pins between the first chip and the second chip; and making sure the second chip is powered down. - View Dependent Claims (2, 3, 4, 5, 7)
-
-
6. A method for activating a second processor by a first processor within an initialization routine, comprising:
-
preparing a second chip for operation, the second chip comprising the second processor; configuring the second chip'"'"'s pins; programming the second processor by the first processor; and downloading and running a firmware image on the second processor, wherein the second processor is activated early enough within the initialization routine to assist in the initialization routine, wherein configuring the second chip'"'"'s pins comprises; configuring the second chip'"'"'s mode control pins; toggling the second chip'"'"'s reset pin; and waiting for at least 20 milliseconds, and wherein programming the second processor by the first processor comprises; performing a second chip detection algorithm; programming phase locked loops; programming clock control registers; enabling the second processor to be driven by a core clock; programming the top level logic; resetting and programming a sleep controller block with initial values; and initializing second processor clock controls.
-
-
8. An electronic device, comprising:
-
a first processor; and a second processor coupled to the first processor, wherein the first and second processors are configured with processor-executable instructions to perform operations comprising; preparing a second chip for operation, the second chip comprising the second processor; configuring the second chip'"'"'s pins; programming the second processor by the first processor; downloading and running a firmware image on the second processor; disabling interrupt service routines of the second chip; turning on the general purpose input/output pins between the first chip and the second chip; and making sure the second chip is powered down, wherein the second processor is activated early enough within an initialization routine to assist in the initialization routine. - View Dependent Claims (9, 10, 11, 12, 14)
-
-
13. An electronic device, comprising:
-
a first processor; and a second processor coupled to the first processor, wherein the first and second processors are configured with processor-executable instructions to perform operations comprising; preparing a second chip for operation, the second chip comprising the second processor; configuring the second chip'"'"'s pins; programming the second processor by the first processor; and downloading and running a firmware image on the second processor; wherein the second processor is activated early enough within an initialization routine to assist in the initialization routine, wherein configuring the second chip'"'"'s pins comprises; configuring the second chip'"'"'s mode control pins; toggling the second chip'"'"'s reset pin; and waiting for at least 20 milliseconds, and wherein programming the second processor by the first processor comprises; performing a second chip detection algorithm; programming phase locked loops; programming clock control registers; enabling the second processor to be driven by a core clock; programming the top level logic; resetting and programming a sleep controller block with initial values; and initializing second processor clock controls.
-
-
15. A non-transitory processor-readable storage medium having stored thereon processor-executable instructions configured to cause a first processor and a second processor within a single electronic device to perform operations comprising:
-
preparing a second chip for operation, the second chip comprising the second processor; configuring the second chip'"'"'s pins; programming the second processor by the first processor; downloading and running a firmware image on the second processor; disabling interrupt service routines of the second chip; turning on the general purpose input/output pins between the first chip and the second chip; and making sure the second chip is powered down, wherein the second processor is activated early enough within an initialization routine to assist in the initialization routine. - View Dependent Claims (16, 17, 18, 19, 20)
-
-
21. A non-transitory processor-readable storage medium having stored thereon processor-executable instructions configured to cause a first processor and a second processor within a single electronic device to perform operations comprising:
-
preparing a second chip for operation, the second chip comprising the second processor; configuring the second chip'"'"'s pins; programming the second processor by the first processor; downloading and running a firmware image on the second processor, wherein the second processor is activated early enough within an initialization routine to assist in the initialization routine, wherein configuring the second chip'"'"'s pins comprises; configuring the second chip'"'"'s mode control pins; toggling the second chip'"'"'s reset pin further comprises; and waiting for at least 20 milliseconds, and wherein programming the second processor by the first processor comprises; performing a second chip detection algorithm; programming phase locked loops; programming clock control registers; enabling the second processor to be driven by a core clock; programming the top level logic; resetting and programming a sleep controller block with initial values; and initializing second processor clock controls.
-
-
22. An electronic device, comprising:
-
a first processor; a second processor coupled to the first processor; means for preparing a second chip for operation, the second chip comprising the second processor; means for configuring the second chip'"'"'s pins; means for programming the second processor by the first processor; means for downloading and running a firmware image on the second processor, means for disabling interrupt service routines of the second chip; means for turning on the general purpose input/output pins between the first chip and the second chip; and means for making sure the second chip is powered down, wherein the second processor is activated early enough within an initialization routine to assist in the initialization routine. - View Dependent Claims (23, 24, 25, 26, 27)
-
-
28. An electronic device, comprising:
-
a first processor; a second processor coupled to the first processor; means for preparing a second chip for operation, the second chip comprising the second processor; means for configuring the second chip'"'"'s pins; means for programming the second processor by the first processor; means for downloading and running a firmware image on the second processor, wherein the second processor is activated early enough within an initialization routine to assist in the initialization routine, wherein means for configuring the second chip'"'"'s pins comprises; means for configuring the second chip'"'"'s mode control pins; means for toggling the second chip'"'"'s reset pin further comprises; means for waiting for at least 20 milliseconds, and wherein means for programming the second processor by the first processor comprises; means for performing a second chip detection algorithm; means for programming phase locked loops; means for programming clock control registers; means for enabling the second processor to be driven by a core clock; and means for programming the top level logic;
means for resetting and programming a sleep controller block with initial values; and
means for initializing second processor clock controls.
-
Specification