Low power, hash-content addressable memory architecture
First Claim
Patent Images
1. A system, comprising:
- routing logic configured to determine routing of a data packet based on a comparison of a comparand word of the data packet with a stored comparand word, and wherein the routing logic comprises;
content addressable memory configured to store a plurality of comparand words, each of the plurality of comparand words associated with a destination; and
enable logic configured to enable a portion of the content addressable memory responsive to a hash signal, wherein the hash signal is based on a hash of a prefix of the comparand word;
wherein the comparand word is compared with the plurality of comparand words stored in the enabled portion of the content addressable memory.
5 Assignments
0 Petitions
Accused Products
Abstract
A method is comprised of inputting a comparand word to a plurality of hash circuits, each hash circuit being responsive to a different portion of the comparand word. The hash circuits output a hash signal which is used to enable or precharge portions of a CAM. The comparand word is also input to the CAM. The CAM compares the comparand word in the precharged portions of the CAM and outputs information responsive to the comparing step. When used to process Internet addresses, the information output may be port information or an index from which port information may be located. A circuit is also disclosed as is a method of initializing the circuit.
48 Citations
19 Claims
-
1. A system, comprising:
routing logic configured to determine routing of a data packet based on a comparison of a comparand word of the data packet with a stored comparand word, and wherein the routing logic comprises; content addressable memory configured to store a plurality of comparand words, each of the plurality of comparand words associated with a destination; and enable logic configured to enable a portion of the content addressable memory responsive to a hash signal, wherein the hash signal is based on a hash of a prefix of the comparand word; wherein the comparand word is compared with the plurality of comparand words stored in the enabled portion of the content addressable memory. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
8. A device, comprising:
-
a router including a plurality of ports and configured to receive a data packet on a first port and route the data packet to a second port based on a routing table, wherein the router is further configured to determine the second port based on a comparison of a comparand word of the received data packet with a plurality of comparand words stored in a hash-enabled content addressable memory, and wherein the stored comparand word designates a port in the routing table; and wherein the router comprises; a plurality of hash circuits each configured to produce a respective hash signal responsive to a prefix of the comparand word and wherein each of the plurality of has circuits is responsive to a different large prefix length; a memory configured to produce a hash signal responsive to the prefix of the comparand word for small prefix lengths, and enable logic configured to receive the hash signals from the plurality of hash circuits and the memory, and the enable logic further configured to enable portions of the has-enabled content addressable memory based on the hash signals, the enabled portions of the content addressable memory to be compared with the comparand word. - View Dependent Claims (9, 10, 11, 12, 13)
-
-
14. A device, comprising:
a router configured to receive a data packet at a first port and provide the data packet to a second port based on a comparison of a comparand word of the data packet and a stored comparand word, wherein the comparand word is indicative of routing information of the data packet, and wherein the router comprises; a content addressable memory configured to store a plurality of comparand words with each comparand word associated with a port; a plurality of hash circuits each configured to produce a respective hash signal responsive to a prefix of a comparand word, and wherein each of the plurality of hash circuits are responsive to different prefix lengths; and enable logic configured to receive the hash signals from the plurality of hash circuits and further configured to enable portions of the content addressable memory based on the hash signals, the comparand word is compared with comparand words stored in the enabled portions of the content addressable memory. - View Dependent Claims (15, 16, 17, 18, 19)
Specification