Phase frequency detector
First Claim
Patent Images
1. An apparatus comprising:
- a first phase frequency detector (PFD) to determine a coarse phase difference between a first clock signal and a second clock signal, the first PFD to generate a first digital output indicating the coarse phase difference; and
a second PFD to determine a fine phase difference between the first clock signal and the second clock signal, the second PFD to generate a second digital output indicating the fine phase difference;
an adder, said adder having a first input coupled to an output of said first PFD, said adder having a second input coupled to an output of said second PFD, said adder to generate a sum phase difference representative of a phase difference between said first and second clock signals.
1 Assignment
0 Petitions
Accused Products
Abstract
Described is an apparatus comprising: a first phase frequency detector (PFD) to determine a coarse phase difference between a first clock signal and a second clock signal, the first PFD to generate a first output indicating the coarse phase difference; and a second PFD, coupled to the first PFD, to determine a fine phase difference between the first clock signal and the second clock signal, the second PFD to generate a second output indicating the fine phase difference.
-
Citations
21 Claims
-
1. An apparatus comprising:
-
a first phase frequency detector (PFD) to determine a coarse phase difference between a first clock signal and a second clock signal, the first PFD to generate a first digital output indicating the coarse phase difference; and a second PFD to determine a fine phase difference between the first clock signal and the second clock signal, the second PFD to generate a second digital output indicating the fine phase difference; an adder, said adder having a first input coupled to an output of said first PFD, said adder having a second input coupled to an output of said second PFD, said adder to generate a sum phase difference representative of a phase difference between said first and second clock signals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A phase frequency detector (PFD) comprising:
-
a time-to-digital converter (TDC) to determine a coarse phase difference between a reference clock signal and a feedback clock signal, the TDC to generate a first output indicating the coarse phase difference; and a bang-bang PFD (BBPFD), coupled to the TDC, to determine a fine phase difference between the reference clock signal and the feedback clock signal, the BBPFD to generate a second output indicating the fine phase difference; an adder to sum the first and second outputs. - View Dependent Claims (15, 16)
-
-
17. A system comprising:
-
a memory; a processor, coupled to the memory, the processor including; a first phase frequency detector (PFD) to determine a coarse phase difference between a first clock signal and a second clock signal, the first PFD to generate a first digital output indicating the coarse phase difference; and a second PFD to determine a fine phase difference between the first clock signal and the second clock signal, the second PFD to generate a second digital output indicating the fine phase difference; and an adder to sum the first and second digital outputs; a wireless interface for communicatively coupling the processor to another device. - View Dependent Claims (18, 19, 20, 21)
-
Specification