NVSRAM cells with voltage flash charger
First Claim
1. A 12T NVSRAM memory cell circuit with a pair of flash-based transistors as a voltage charger, the 12T NVSRAM memory cell comprising:
- a SRAM cell comprising two inverters cross-coupled to a first pass transistor and a second pass transistor commonly gated by a first word line and respectively coupled drains to a first bit line and a second bit line and sources to a first data node and a second data node, the first data node and the second data node respectively being outputted from the two invertors, each inverter including a PMOS device connected to a first power line and a NMOS device connected to a second power line, the first power line and the second power line being operated between a VDD power supply and ground and being separated from a common Nwell node; and
a Flash cell comprising a first cell string and a second cell string sharing a common P-sub, the first/second cell string including a first/second Select transistor, a first/second Flash transistor, and a first/second Charger transistor connected in series, the first Select transistor and the second Select transistor being gated commonly by a select-gate control line and respectively associated with a first drain terminal coupled to the first data node and a second drain terminal coupled to the second data node, the first and the second Flash transistors being gated commonly by a second word line, the first Charger transistor and the second Charger transistor being gated commonly by a pump word line and respectively associated with a first source terminal and a second source terminal, the first source terminal and the second source terminal being left floating;
wherein the first Charger transistor and the second Charger transistor are configured to ramp the second word line up to the VDD level followed by ramping the pump word line to a high voltage above the VDD level to generate coupling charges to respectively pass a voltage level difference through a first voltage-follower made by the first Flash transistor and the first Select transistor to the first data node and through a second voltage-follower made by the second Flash transistor and the second Select transistor to the second data node, the two cross-coupled inverters are operated to amplify the voltage level difference to a scale of VSS=0V at one of the first data node and the second data node and the VDD level at another one of the first data node and the second data node.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention discloses two preferred embodiments of a 12T NVSRAM cell with a flash-based Charger and a pseudo 10T NVSRAM cell with one shared Flash-based Charger. The Flash-based Charger can be made of a 2-poly floating-gate type or a 1-poly charge-trapping SONOS/MONOS flash type, regardless of PMOS type or NMOS type. In an alternative embodiment, the Store operation of above two preferred NVSRAM cell use a DRAM-like charge-sensing scheme with Flash cell configured into a voltage follower associated with Flash Charger and 2-step SRAM amplification technique to amplify the threshold level difference ΔVt stored in the paired Flash transistors. The ΔVt can be detected as low as 1V when the coupled charges through the Flash charger are sufficient by ramping a gate control of the Flash Charger as high as VPP or by increasing the channel length for the Flash Charger.
-
Citations
43 Claims
-
1. A 12T NVSRAM memory cell circuit with a pair of flash-based transistors as a voltage charger, the 12T NVSRAM memory cell comprising:
-
a SRAM cell comprising two inverters cross-coupled to a first pass transistor and a second pass transistor commonly gated by a first word line and respectively coupled drains to a first bit line and a second bit line and sources to a first data node and a second data node, the first data node and the second data node respectively being outputted from the two invertors, each inverter including a PMOS device connected to a first power line and a NMOS device connected to a second power line, the first power line and the second power line being operated between a VDD power supply and ground and being separated from a common Nwell node; and a Flash cell comprising a first cell string and a second cell string sharing a common P-sub, the first/second cell string including a first/second Select transistor, a first/second Flash transistor, and a first/second Charger transistor connected in series, the first Select transistor and the second Select transistor being gated commonly by a select-gate control line and respectively associated with a first drain terminal coupled to the first data node and a second drain terminal coupled to the second data node, the first and the second Flash transistors being gated commonly by a second word line, the first Charger transistor and the second Charger transistor being gated commonly by a pump word line and respectively associated with a first source terminal and a second source terminal, the first source terminal and the second source terminal being left floating; wherein the first Charger transistor and the second Charger transistor are configured to ramp the second word line up to the VDD level followed by ramping the pump word line to a high voltage above the VDD level to generate coupling charges to respectively pass a voltage level difference through a first voltage-follower made by the first Flash transistor and the first Select transistor to the first data node and through a second voltage-follower made by the second Flash transistor and the second Select transistor to the second data node, the two cross-coupled inverters are operated to amplify the voltage level difference to a scale of VSS=0V at one of the first data node and the second data node and the VDD level at another one of the first data node and the second data node. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A paired pseudo-10T NVSRAM memory cell circuit with a shared flash charger, the paired pseudo-10T NVSRAM memory cell comprising:
-
a first pseudo-10T NVSRAM cell having a first flash source terminal and second flash source terminal; a second pseudo-10T NVSRAM cell having a third flash source terminal and fourth flash source terminal; and a first Charger transistor and a second Charger transistor commonly gated by a pump word line, the first Charger transistor having a first charger drain node connected to the first flash source terminal and a first charger source node connected to the third flash source terminal, the second Charger transistor having a second charger drain node connected to the second flash source terminal and a second charger source node connected to the fourth flash source terminal; wherein the first pseudo-10T NVSRAM cell and the second pseudo-10T NVSRAM cell are configured to be substantially same in a NVSRAM cell structure sharing separately a first common power line and a second common power line respectively operated between a VDD power supply and ground, the NVSRAM cell structure comprising, a SRAM cell comprising two inverters cross-coupled to a first pass transistor and a second pass transistor commonly gated by a first word line and respectively coupled drains to a first bit line and a second bit line and sources to a first data node and a second data node, the first data node and the second data node respectively being outputted from the two invertors, each inverter including a PMOS device connected to the first power line and a NMOS device connected to the second power line, the first power line and the second power line being separated from a common Nwell node; and a Flash cell comprising a first cell string and a second cell string sharing a common P-sub, the first/second cell string including a first/second Select transistor, a first/second Flash transistor, and a first/second Charger transistor connected in series, the first Select transistor and the second Select transistor being gated commonly by a select-gate control line and respectively associated with a first drain terminal coupled to the first data node and a second drain terminal coupled to the second data node, the first and the second Flash transistors being gated commonly by a second word line, the first Charger transistor and the second Charger transistor being gated commonly by a pump word line and respectively associated with a first source terminal and a second source terminal, the first source terminal and the second source terminal being left floating; wherein the first/second source node of the first pseudo-10T NVSRAM cell is the first/second flash source terminal and the first/second source node of the second pseudo-10T NVSRAM cell is the third/fourth flash source terminal; wherein the first Charger transistor and the second Charger transistor are configured to generate coupling charges by ramping the second word line to the VDD level followed by ramping the pump word line to a level above the VDD level and to use a charge-sensing scheme and voltage-follower operation for performing a Recall operation to write a Flash logic state represented by threshold levels of the first Flash transistor and the second Flash transistor in either the first pseudo-10T NVSRAM cell or the second pseudo-10T NVSRAM cell to corresponding SRAM logic state stored by voltage levels of the first data node and the second data node in corresponding the first pseudo-10T NVSRAM cell or the second pseudo-10T NVSRAM cell. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43)
-
Specification