×

Aliasing buffers

  • US 8,990,515 B2
  • Filed: 06/14/2011
  • Issued: 03/24/2015
  • Est. Priority Date: 06/14/2011
  • Status: Active Grant
First Claim
Patent Images

1. At a computer system including a plurality of processors and system memory, the plurality of processors including a first processor type and a second different processor type, the runtime environment for the second different processor type disallowing aliasing of physical data buffers, a method for aliasing a buffer, the method comprising:

  • accessing a program, the program including source code configured for mixed execution on the first processor type and the second different processor type, the source code defining a physical buffer, the source code also including aliasing instructions for logically accessing the physical buffer through a plurality of logical views, each logical view corresponding to a subset of data in the physical buffer, at least one portion of the source code containing the aliasing instructions targeted for execution in the runtime environment for the second different processor type disallowing aliasing of physical data buffers;

    converting the at least one portion of source code into second code for the second different processor type, the second code defining a level of indirection between the logical buffer access and the physical buffer;

    configuring execution of the second code within the runtime environment of the second different processor type to bind logical buffer access to the physical buffer using the defined level of indirection; and

    using the defined level of indirection to bind the logical buffer access to the physical buffer during execution of the second code.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×