Dedicated interface architecture for a hybrid integrated circuit
First Claim
Patent Images
1. An integrated circuit comprising:
- an FPGA circuit block including programmable logic circuit blocks and programmable FPGA interconnect conductors;
dedicated interface interconnect conductors;
an ASIC circuit block including hardwired circuits and ASIC interconnect conductors;
interface buffers, each interface buffer including a multiplexer having data inputs coupled to ones of the dedicated interface interconnect conductors in the FPGA circuit block and an output, an input buffer having an input coupled to the output of the multiplexer and an output, an output buffer having an input coupled to the output of the input buffer and an output coupled to ones of the FPGA interconnect conductors in the FPGA circuit block; and
I/O modules connected to the FPGA circuit block via interconnect conductors.
8 Assignments
0 Petitions
Accused Products
Abstract
An interface design for a hybrid IC that utilizes dedicated interface tracks to allow signals to interface distributively with the logic blocks of the FPGA portion providing for faster and more efficient communication between the FPGA and ASIC portions of the hybrid IC.
95 Citations
6 Claims
-
1. An integrated circuit comprising:
-
an FPGA circuit block including programmable logic circuit blocks and programmable FPGA interconnect conductors; dedicated interface interconnect conductors; an ASIC circuit block including hardwired circuits and ASIC interconnect conductors; interface buffers, each interface buffer including a multiplexer having data inputs coupled to ones of the dedicated interface interconnect conductors in the FPGA circuit block and an output, an input buffer having an input coupled to the output of the multiplexer and an output, an output buffer having an input coupled to the output of the input buffer and an output coupled to ones of the FPGA interconnect conductors in the FPGA circuit block; and I/O modules connected to the FPGA circuit block via interconnect conductors. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification