Please download the dossier by clicking on the dossier button x
×

Display with multilayer and embedded signal lines

  • US 8,994,906 B2
  • Filed: 08/13/2012
  • Issued: 03/31/2015
  • Est. Priority Date: 08/13/2012
  • Status: Active Grant
First Claim
Patent Images

1. A display, comprising:

  • upper and lower polarizers; and

    a thin-film transistor layer between the upper and lower polarizers, wherein the thin-film transistor layer includes a substrate layer, a rectangular array of display pixels controlled by signals on gate lines and data lines, and thin-film-transistor gate driver circuitry that supplies signals to the gate lines, wherein the gate driver circuitry includes thin-film transistors, wherein the thin-film transistor layer includes a dielectric layer on the substrate layer, and wherein the thin-film-transistor layer includes a common electrode voltage line that is embedded within the dielectric layer and that runs under the thin-film transistors.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×