Through silicon via with reduced shunt capacitance
First Claim
Patent Images
1. A via layer for a MEMS device, the via layer comprising;
- a substrate having a pair of trenches separated in a horizontal direction by a portion of the substrate, wherein each trench of the pair of trenches includes first and second vertical layers including a dielectric, the first and second vertical layers separated by a third vertical layer including polysilicon, wherein each of the first and second vertical layers include thermal oxide and a third material having a dielectric constant lower than the dielectric constant of the thermal oxide.
7 Assignments
0 Petitions
Accused Products
Abstract
This document refers to apparatus and methods for a device layer of a microelectromechanical system (MEMS) sensor having vias with reduced shunt capacitance. In an example, a device layer can include a substrate having a pair of trenches separated in a horizontal direction by a portion of the substrate, wherein each trench of the pair of trenches includes first and second vertical layers including dielectric, the first and second vertical layers separated by a third vertical layer including polysilicon.
202 Citations
8 Claims
-
1. A via layer for a MEMS device, the via layer comprising;
a substrate having a pair of trenches separated in a horizontal direction by a portion of the substrate, wherein each trench of the pair of trenches includes first and second vertical layers including a dielectric, the first and second vertical layers separated by a third vertical layer including polysilicon, wherein each of the first and second vertical layers include thermal oxide and a third material having a dielectric constant lower than the dielectric constant of the thermal oxide. - View Dependent Claims (2, 3, 4)
-
5. A sensor comprising:
-
a cap layer; a device layer, coupled to the cap layer, including a proof mass; and a via layer coupled to the device layer, wherein the device layer includes; a silicon substrate having a pair of trenches separated in a horizontal direction by a portion of the silicon substrate, wherein each trench of the pair of trenches includes first and second vertical layers including a dielectric separated by a third vertical layer including polysilicon; and wherein each of the first and second vertical layers include thermal oxide and a second material having a dielectric constant lower than the dielectric constant of the thermal oxide. - View Dependent Claims (6, 7, 8)
-
Specification