Method and system for double patterning technology (DPT) odd loop visualization for an integrated circuit layout
First Claim
1. A computer-implemented method for double patterning technology (DPT) odd loops visualization within an integrated circuit design layout, the method comprising:
- mapping, by using a computer, a plurality of violations of the integrated circuit design layout to a graph;
partitioning the graph into a plurality of sub-graphs, wherein each of the plurality of sub-graphs include a plurality of edges and a plurality of nodes, wherein at least one set of the plurality of nodes are collapsible into a single node to enable more accurate inspection of an individual loop;
detecting a plurality of odd loops in each of the plurality of sub-graphs; and
visualizing the plurality of odd loops in both at least one of the plurality of sub-graphs and a corresponding integrated circuit design layout.
1 Assignment
0 Petitions
Accused Products
Abstract
Computer-implemented method, system and computer program product for double patterning technology (DPT) odd loops visualization within an integrated circuit design layout are disclosed. The method, system and computer program product comprise mapping all violations of the integrated circuit design layout to a graph. The method, system and computer programming product also includes partitioning the graph into a plurality of sub-graphs. Each of the plurality of sub-graphs includes multiple edges and multiple nodes. The method, system and computer product further include detecting all possible odd loops in each of the plurality of sub-graphs; and visualizing all of the odd loops in at least one of the plurality of sub-graphs.
-
Citations
26 Claims
-
1. A computer-implemented method for double patterning technology (DPT) odd loops visualization within an integrated circuit design layout, the method comprising:
-
mapping, by using a computer, a plurality of violations of the integrated circuit design layout to a graph; partitioning the graph into a plurality of sub-graphs, wherein each of the plurality of sub-graphs include a plurality of edges and a plurality of nodes, wherein at least one set of the plurality of nodes are collapsible into a single node to enable more accurate inspection of an individual loop; detecting a plurality of odd loops in each of the plurality of sub-graphs; and visualizing the plurality of odd loops in both at least one of the plurality of sub-graphs and a corresponding integrated circuit design layout. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A computer program product containing program instructions stored in a non-transitory computer readable storage medium for visualizing derived layer shapes of an integrated circuit design;
- the program instruction being executed by a computer;
wherein the computer performs the following steps comprising;mapping, by using a computer, a plurality of violations of the integrated circuit design layout to a graph; partitioning the graph into a plurality of sub-graphs, wherein each of the plurality of sub-graphs include a plurality of edges and a plurality of nodes, wherein at least one set of the plurality of nodes are collapsible into a single node to enable more accurate inspection of an individual loop; detecting a plurality of odd loops in each of the plurality of sub-graphs; and visualizing the plurality of odd loops in both at least one of the plurality of sub-graphs and a corresponding integrated circuit design layout. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
- the program instruction being executed by a computer;
-
23. A system for double patterning technology (DPT) odd loops visualization within an integrated circuit design layout, the system comprising:
-
a graph generator module configured to map a plurality of violations of the integrated circuit design layout to a graph and to partition the graph into a plurality of sub-graphs, wherein each of the plurality of sub-graphs include a plurality of edges and a plurality of nodes, wherein at least one set of the plurality of nodes are collapsible into a single node to enable more accurate inspection of an individual loop; a detector module for detecting a plurality of possible odd loops in each of the plurality of sub-graphs; and a visualizer module configured to allow for the visualization of the plurality of odd loops in both at least one of the plurality of sub-graphs and the corresponding integrated circuit design layout. - View Dependent Claims (24, 25, 26)
-
Specification