Memory device comprising electrically floating body transistor
First Claim
Patent Images
1. A semiconductor memory cell comprising:
- a floating body region configured to be charged to a level indicative of a state of the memory cell selected from at least first and second states;
a first region in electrical contact with said floating body region;
a second region in electrical contact with said floating body region and spaced apart from said first region;
a gate positioned between said first and second regions;
a first insulating region located above said floating body region;
second insulating regions adjacent to said floating body region;
a buried layer region located below said floating body region and said second insulating regions and spaced from said second insulating regions so as not to contact said second insulating regions, wherein;
said floating body region is bounded by said first insulating region above said floating body region, said second insulating regions adjacent to said floating body region, and a depletion region formed as a result of an application of a back bias to said buried layer region.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor memory cell comprising an electrically floating body. A method of operating the memory cell is provided.
218 Citations
12 Claims
-
1. A semiconductor memory cell comprising:
-
a floating body region configured to be charged to a level indicative of a state of the memory cell selected from at least first and second states; a first region in electrical contact with said floating body region; a second region in electrical contact with said floating body region and spaced apart from said first region; a gate positioned between said first and second regions; a first insulating region located above said floating body region; second insulating regions adjacent to said floating body region; a buried layer region located below said floating body region and said second insulating regions and spaced from said second insulating regions so as not to contact said second insulating regions, wherein; said floating body region is bounded by said first insulating region above said floating body region, said second insulating regions adjacent to said floating body region, and a depletion region formed as a result of an application of a back bias to said buried layer region. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A semiconductor memory cell comprising:
-
a floating body region configured to be charged to a level indicative of a state of the memory cell selected from at least first and second states; a first region in electrical contact with said floating body region; a second region in electrical contact with said floating body region and spaced apart from said first region; a gate positioned between said first and second regions; a first insulating region located above said floating body region; second insulating regions adjacent to said floating body region; a buried layer region located below said floating body region and said second insulating regions and spaced from said second insulating regions so as not to contact said second insulating regions, wherein said floating body region is bounded by said first insulating region above said floating body region, said second insulating regions adjacent to said floating body region, and a depletion region formed as a result of an application of a back bias to said buried layer region, and wherein application of said back bias results in at least two stable floating body charge levels. - View Dependent Claims (8, 9, 10, 11, 12)
-
Specification