×

False lock detection for physical layer frame synchronization

  • US 9,036,661 B2
  • Filed: 02/12/2013
  • Issued: 05/19/2015
  • Est. Priority Date: 12/17/2008
  • Status: Active Grant
First Claim
Patent Images

1. A receiver to receive and process a plurality of physical layer frames of a received wireless signal, the receiver comprising:

  • a physical layer frame synchronization module configured to identify one or more start of frame locations for the plurality of physical layer frames to achieve frame synchronization;

    a physical layer header decoder module, communicatively coupled with the physical layer frame synchronization module, and configured to decode a physical layer header associated with an identified start of frame location of a selected one of the plurality of physical layer frames according to a first decoding technique;

    an error identification module, communicatively coupled with the physical layer header decoder module, and configured to;

    decode the physical layer header according to a second decoding technique, wherein the physical layer header is divided into a plurality of sub-blocks and the second decoding technique decodes the sub-blocks of the physical layer header;

    compare results from the first decoding technique to results of the second decoding technique; and

    generate an error value associated with the physical layer header when the compared results do not match; and

    an error accumulator module, communicatively coupled with the error identification module, and configured to;

    receive the generated error value;

    accumulate generated error values from one or more physical layer frames; and

    determine that a false synchronization lock has occurred when the accumulated error value exceeds a threshold.

View all claims
  • 5 Assignments
Timeline View
Assignment View
    ×
    ×