Method, apparatus and instructions for parallel data conversions
First Claim
Patent Images
1. A system comprising:
- a processor comprisinga register file including a first packed data register and a second packed data register,a decoder to decode a first instruction,register renaming logic to associate physical registers with architectural registers, andexecution logic coupled to the decoder and the register renaming logic,wherein, responsive to the decoder decoding the first instruction, the execution logic is to convert at least four packed signed data elements to at least four unsigned results,wherein the at least four packed signed data elements from the first packed data register is converted to the at least four unsigned results, the unsigned results are saturated if the corresponding signed data elements are beyond a range of the unsigned results and stored in the second packed data register, and each of the first at least four packed signed data elements has a first number of bits, each of the at least four unsigned results has a second number of bits, and the second number of bits is one half the first number of bits; and
a memory controller coupled to the processor, wherein the memory controller is integral with the processor.
0 Assignments
0 Petitions
Accused Products
Abstract
Method, apparatus, and program means for performing a conversion. In one embodiment, a disclosed apparatus includes a destination storage location corresponding to a first architectural register. A functional unit operates responsive to a control signal, to convert a first packed first format value selected from a set of packed first format values into a plurality of second format values. Each of the first format values has a plurality of sub elements having a first number of bits. The second format values have a greater number of bits. The functional unit stores the plurality of second format values into an architectural register.
18 Citations
12 Claims
-
1. A system comprising:
-
a processor comprising a register file including a first packed data register and a second packed data register, a decoder to decode a first instruction, register renaming logic to associate physical registers with architectural registers, and execution logic coupled to the decoder and the register renaming logic, wherein, responsive to the decoder decoding the first instruction, the execution logic is to convert at least four packed signed data elements to at least four unsigned results, wherein the at least four packed signed data elements from the first packed data register is converted to the at least four unsigned results, the unsigned results are saturated if the corresponding signed data elements are beyond a range of the unsigned results and stored in the second packed data register, and each of the first at least four packed signed data elements has a first number of bits, each of the at least four unsigned results has a second number of bits, and the second number of bits is one half the first number of bits; and a memory controller coupled to the processor, wherein the memory controller is integral with the processor. - View Dependent Claims (2, 3)
-
-
4. A system comprising:
-
a processor comprising a register file including a first packed data register and a second packed data register, a decoder to decode a first instruction, register renaming logic to associate physical registers with architectural registers, and an execution logic coupled to the decoder and the register renaming logic, wherein, responsive to the decoder decoding the first instruction, the execution logic is to convert at least four first packed integer data elements to at least four integer results, wherein the at least four first packed integer data elements from the first packed data register is converted to the at least four integer results, the at least four integer results are saturated if the corresponding first packed integer data elements are beyond a range of the integer results and stored in the second packed data register, and each of the at least four first packed integer data elements has a first number of bits, each of the at least four integer results has a second number of bits, and the second number of bits is one half the first number of bits; and a memory controller coupled to the processor, wherein the memory controller is integral with the processor. - View Dependent Claims (5, 6)
-
-
7. A processor comprising:
-
a register file including a first packed data register and a second packed data register; a decoder to decode a first instruction; register renaming logic to associate physical registers with architectural registers; and execution logic coupled to the decoder and the register renaming logic, wherein, responsive to the decoder decoding the first instruction, the execution logic is to convert at least four packed signed data elements to at least four unsigned results, wherein the at least four packed signed data elements from the first packed data register is converted to the at least four unsigned results, the unsigned results are saturated if the corresponding signed data elements are beyond a range of the unsigned results and stored in the second packed data register, and each of the at least four packed signed data elements has a first number of bits, each of the at least four unsigned results has a second number of bits, and the second number of bits is one half the first number of bits. - View Dependent Claims (8, 9)
-
-
10. A processor comprising:
-
a register file including a first packed data register and a second packed data register; a decoder to decode a first instruction; register renaming logic to associate physical registers with architectural registers; and an execution logic coupled to the decoder and the register renaming logic, wherein, responsive to the decoder decoding the first instruction, the execution logic is to convert at least four first packed integer data elements to at least four integer results, wherein the at least four first packed integer data elements from the first packed data register is converted to the at least four integer results, the at least four integer results are saturated if the corresponding first packed integer data elements are beyond a range of the integer results and stored in the second packed data register, and each of the at least four first packed integer data elements has a first number of bits, each of the at least four integer results has a second number of bits, and the second number of bits is one half the first number of bits. - View Dependent Claims (11, 12)
-
Specification