×

ESD protection circuit

  • US 9,048,101 B2
  • Filed: 05/31/2011
  • Issued: 06/02/2015
  • Est. Priority Date: 12/28/2010
  • Status: Active Grant
First Claim
Patent Images

1. An electrostatic discharge protection circuit, comprising:

  • a first resistor, having a first terminal coupled to a first rail and a second terminal coupled to a first node;

    a p-type field effect transistor, having a source coupled to the first rail, a gate coupled to the first node and a drain coupled to a second node;

    a capacitance device, having a first terminal coupled to a second rail or the second node and a second terminal coupled to the first node; and

    an n-type field effect transistor, having a source coupled to the second rail, a gate coupled to the second node and a drain coupled to the first node, wherein the p-type field effect transistor is formed on a first N-well, and the first N-well and the n-type field effect transistor are formed on a substrate, the electrostatic discharge protection circuit further comprises a parasitic silicon controlled rectifier constructed by the source of the p-type field effect transistor, the first N-well, the substrate and the source of n-type field effect transistor, the parasitic silicon controlled rectifier further comprises a first control terminal coupled to the second node and/or a second control terminal coupled to a third node, the parasitic silicon controlled rectifier is triggered by injecting current into the first control terminal and/or drawing current from the second control terminal.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×