Package systems having interposers
First Claim
Patent Images
1. A package system comprising:
- a first interposer comprising;
a first interconnect structure;
a first substrate disposed over the first interconnect structure, the first substrate comprising at least one first through silicon via (TSV) structure therein;
a molding compound material disposed over the first interconnect structure and around the first substrate, the molding compound material being free of direct contact with any first TSV structure formed therein; and
a second interconnect structure over the first substrate and having metallic lines and at least one dielectric layer; and
a first integrated circuit disposed over the first interposer, the first integrated circuit being electrically coupled with the at least one first TSV structure through the second interconnect structure and connecting bumps,whereina top surface of the molding compound material is flush with a top surface of the second interconnect structure, anda bottom surface of the molding compound material is flush with a bottom surface of the at least one first TSV structure.
1 Assignment
0 Petitions
Accused Products
Abstract
A package system includes an integrated circuit disposed over an interposer. The interposer includes a first interconnect structure. A first substrate is disposed over the first interconnect structure. The first substrate includes at least one first through silicon via (TSV) structure therein. A molding compound material is disposed over the first interconnect structure and around the first substrate. The integrated circuit is electrically coupled with the at least one first TSV structure.
-
Citations
19 Claims
-
1. A package system comprising:
-
a first interposer comprising; a first interconnect structure; a first substrate disposed over the first interconnect structure, the first substrate comprising at least one first through silicon via (TSV) structure therein; a molding compound material disposed over the first interconnect structure and around the first substrate, the molding compound material being free of direct contact with any first TSV structure formed therein; and a second interconnect structure over the first substrate and having metallic lines and at least one dielectric layer; and a first integrated circuit disposed over the first interposer, the first integrated circuit being electrically coupled with the at least one first TSV structure through the second interconnect structure and connecting bumps, wherein a top surface of the molding compound material is flush with a top surface of the second interconnect structure, and a bottom surface of the molding compound material is flush with a bottom surface of the at least one first TSV structure. - View Dependent Claims (2, 3, 4, 5, 6, 17, 18)
-
-
7. A package system comprising:
-
a first interposer comprising; a first interconnect structure, wherein the first interconnect structure has a first metallic line pitch; a first substrate disposed over the first interconnect structure, the first substrate comprising at least one first through silicon via (TSV) structure therein; a molding compound material disposed over the first interconnect structure and around the first substrate; and a second, substantially planar interconnect structure disposed over the first substrate, wherein the second interconnect structure has a second metallic line pitch that is smaller than the first metallic line pitch; and a first integrated circuit disposed over the first interposer, the first integrated circuit being electrically coupled with the at least one first TSV structure through the second interconnect structure and connecting bumps, wherein the first interposer further comprises; a molding compound layer between the first interconnect structure and the first substrate, wherein the at least one first TSV structure is disposed through the molding compound layer. - View Dependent Claims (8, 9, 10, 11)
-
-
12. A package system, comprising:
-
a first interposer comprising; a first interconnect structure; a first substrate disposed over the first interconnect structure, the first substrate comprising at least one first through silicon via (TSV) structure therein, wherein the first substrate has a first coefficient of thermal expansion (CTE); a second, substantially planar interconnect structure disposed over the first substrate and having metallic lines and at least one dielectric layer; and a molding compound material disposed over the first interconnect structure and surrounding the first substrate and the second interconnect structure; and a first integrated circuit disposed over the first interposer, the first integrated circuit being electrically coupled with the at least one first TSV structure through the second interconnect structure and connecting bumps, wherein the first integrated circuit comprises a second substrate, the second substrate has a second CTE, and the second CTE is substantially equal to the first CTE, wherein the first interposer further comprises; a molding compound layer between the first interconnect structure and the first substrate, wherein the at least one first TSV structure is disposed through the molding compound layer. - View Dependent Claims (13, 14, 15, 16, 19)
-
Specification