Array substrate and liquid crystal display panel

• US 9,053,663 B1
• Filed: 10/23/2013
• Issued: 06/09/2015
• Est. Priority Date: 09/24/2013
• Status: Active Grant

• Current Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd. (TCL Technology Group Corp.)
• Original Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd. (TCL Technology Group Corp.)
• Inventors: Chen, Cheng-hung, Liao, Zuomin
• Primary Examiner(s): Tzeng, Fred
• Application Number:
  US14/233,381
• Publication Number:
  US 20150145759A1
• Time in Patent Office: 594 Days
• Field of Search: 345/88, 345/87, 345/89, 345/90, 345/690
• US Class Current: 1/1
• CPC Class Codes: G02F 1/134336 Matrix
• CPC Class Codes: G02F 2201/123 pixel
• CPC Class Codes: G09G 2300/0452 Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
• CPC Class Codes: G09G 2300/0495 Use of transitions between isotropic and anisotropic phases in liquid crystals, by voltage controlled deformation of the liquid crystal molecules, as opposed to merely changing the orientation of the molecules as in, e.g. twisted-nematic [TN], vertical-aligned [VA], cholesteric, in-plane, or bi-refringent liquid crystals
• CPC Class Codes: G09G 2320/0242 Compensation of deficiencies in the appearance of colours
• CPC Class Codes: G09G 3/2003 Display of colours specific for liquid crystal displays G09G3/3607
• CPC Class Codes: G09G 3/36 using liquid crystals

Abstract

The present invention discloses an array substrate and a liquid crystal display panel. In the array substrate, each pixel unit has a first pixel area, a second pixel area, and a third pixel area. The voltage applied at the first pixel area is Va. The voltage applied at the second pixel area is Vb, and the voltage applied at the third pixel area is Vc, and the relationship among the voltages is Va>Vb>Vc. Ranges of area ratios of the first pixel area, the second pixel area and the third pixel area to the pixel unit are respectively 5%-25%, 20%-45% and 35%-75%. Therefore, it can reduce the color difference at the large viewing angle to obtain a better low color shift effect and improve the display quality.

Claims

1. An array substrate comprising:

multiple first scan lines;

multiple second scan lines;

multiple third scan lines;

multiple data lines; and

multiple pixels units, each pixel unit corresponding to one of the first scan lines, one of the second scan lines, one of the third scan lines, and one of the data lines;

each pixel unit including a first pixel area, a second pixel area and a third pixel area;

each pixel unit is a R pixel unit, a G pixel unit or a B pixel unit;

wherein

voltages applied at the first pixel area, the second pixel area, and the third pixel area are respectively Va, Vb, and Vc;

the first pixel area includes a first switch and a first pixel electrode, the second pixel area includes a second switch and a second pixel electrode, and the third pixel area includes a third switch and a third pixel electrode;

the first pixel electrode connects to the first scan line and the data line of the corresponding pixel unit through the first switch, the second pixel electrode connects to the second scan line and the data line of the corresponding pixel unit through the second switch, and the third pixel electrode connects to the third scan line and the data line of the corresponding pixel unit through the third switch;

when the first scan line inputs a scan signal to control the first switch to turn on, the data line inputs the voltage Va to the first pixel electrode through the first switch, when the second scan line inputs a scan signal to control the second switch to turn on, the data line inputs the voltage Vb to the second pixel electrode through the second switch, and when the third scan line inputs a scan signal to control the third switch to turn on, the data line inputs the voltage Vc to the third pixel electrode through the third switch;

the voltage Va, Vb, and Vc have the following relationship;

Va>

Vb>

Vc, wherein, ranges of area ratios of the first pixel area, the second pixel area and the third pixel area to the pixel unit are respectively 5%-25%, 20%-45% and 35%-75%.

2. The array substrate according to claim 1, wherein, a range of the area ratio of the first pixel area to the pixel unit is 7%-15%, a range of the area ratio of the second pixel area to the pixel unit is 23%-30%, and a range of the area ratio of the third pixel area to the pixel unit is 60%-70%.

3. The array substrate according to claim 1, wherein, a range of the area ratio of the first pixel area to the pixel unit is 17%-22%, a range of the area ratio of the second pixel area to the pixel unit is 33%-40%, and a range of the area ratio of the third pixel area to the pixel unit is 40%-50%.

4. The array substrate according to claim 1, wherein, a range of the area ratio of the first pixel area to the pixel unit is 10%-20%, a range of the area ratio of the second pixel area to the pixel unit is 25%-40%, and a range of the area ratio of the third pixel area to the pixel unit is 45%-65%.

5. The array substrate according to claim 1, wherein, the multiple first scan lines, the multiple second scan lines, and the multiple third scan lines are arranged in rows, and the multiple data lines are arranged in columns;

the first pixel electrode, the second pixel electrode, and the third pixel electrode are arranged in a column direction.

6. The array substrate according to claim 1, wherein,

the first switch is a first thin film transistor, and the first pixel electrode connects to the first scan line and the data line of the corresponding pixel unit through the first thin film transistor;

the second switch is a second thin film transistor, and the second pixel electrode connects to the second scan line and the data line of the corresponding pixel unit through the second thin film transistor;

the third switch is a third thin film transistor, and the third pixel electrode connects to the third scan line and the data line of the corresponding pixel unit through the third thin film transistor.

7. An array substrate comprising:

multiple pixels units, each pixel unit including a first pixel area, a second pixel area, and a third pixel area;

wherein

voltages applied at the first pixel area, the second pixel area, and the third pixel area are respectively Va, Vb, and Vc;

the voltage Va, Vb, and Vc have the following relationship;

Va>

Vb>

Vc, wherein, ranges of area ratios of the first pixel area, the second pixel area and the third pixel area to the pixel unit are respectively 5%-25%, 20%-45% and 35%-75%.

8. The array substrate according to claim 7, wherein, a range of the area ratio of the first pixel area to the pixel unit is 7%-15%, a range of the area ratio of the second pixel area to the pixel unit is 23%-30%, and a range of the area ratio of the third pixel area to the pixel unit is 60%-70%.

9. The array substrate according to claim 7, wherein, a range of the area ratio of the first pixel area to the pixel unit is 17%-22%, a range of the area ratio of the second pixel area to the pixel unit is 33%-40%, and a range of the area ratio of the third pixel area to the pixel unit is 40%-50%.

10. The array substrate according to claim 7, wherein, a range of the area ratio of the first pixel area to the pixel unit is 10%-20%, a range of the area ratio of the second pixel area to the pixel unit is 25%-40%, and a range of the area ratio of the third pixel area to the pixel unit is 45%-65%.

11. The array substrate according to claim 7, wherein, each pixel unit is an R pixel unit, a G pixel unit or a B pixel unit.

12. The array substrate according to claim 7, wherein, the array substrate further comprises multiple first scan lines, multiple second scan lines, multiple third scan lines, and multiple data lines;

each pixel unit corresponds to one of the first scan lines, one of the second scan lines, one of the third scan lines, and one of the data lines;

the first pixel area includes a first switch and a first pixel electrode, the second pixel area includes a second switch and a second pixel electrode, and the third pixel area includes a third switch and a third pixel electrode;

the first pixel electrode connects to the first scan line and the data line of the corresponding pixel unit through the first switch, the second pixel electrode connects to the second scan line and the data line of the corresponding pixel unit through the second switch, and the third pixel electrode connects to the third scan line and the data line of the corresponding pixel unit through the third switch;

when the first scan line inputs a scan signal to control the first switch to turn on, the data line inputs the voltage Va to the first pixel electrode through the first switch, when the second scan line inputs a scan signal to control the second switch to turn on, the data line inputs the voltage Vb to the second pixel electrode through the second switch, and when the third scan line inputs a scan signal to control the third switch to turn on, the data line inputs the voltage Vc to the third pixel electrode through the third switch.

13. The array substrate according to claim 12, wherein, the multiple first scan lines, the multiple second scan lines, and the multiple third scan lines are arranged in rows, and the multiple data lines are arranged in columns;

the first pixel electrode, the second pixel electrode, and the third pixel electrode are arranged in a column direction.

14. The array substrate according to claim 12, wherein, the first switch is a first thin film transistor, and the first pixel electrode connects to the first scan line and the data line of the corresponding pixel unit through the first thin film transistor;

the second switch is a second thin film transistor, and the second pixel electrode connects to the second scan line and the data line of the corresponding pixel unit through the second thin film transistor;

the third switch is a third thin film transistor, and the third pixel electrode connects to the third scan line and the data line of the corresponding pixel unit through the third thin film transistor.

15. A liquid crystal display panel comprising:

an array substrate;

a color filter substrate; and

a liquid crystal layer located between the array substrate and the color filter substrate;

wherein,

the array substrate comprises multiple pixels units, each pixel unit including a first pixel area, a second pixel area, and a third pixel area;

wherein voltages applied at the first pixel area, the second pixel area, and the third pixel area are respectively Va, Vb, and Vc;

the voltage Va, Vb, and Vc have the following relationship;

Va>

Vb>

Vc, wherein, ranges of area ratios of the first pixel area, the second pixel area and the third pixel area to the pixel unit are respectively 5%-25%, 20%-45% and 35%-75%.

16. The liquid crystal display panel according to claim 15, wherein, a range of the area ratio of the first pixel area to the pixel unit is 7%-15%, a range of the area ratio of the second pixel area to the pixel unit is 23%-30%, and a range of the area ratio of the third pixel area to the pixel unit is 60%-70%.

17. The liquid crystal display panel according to claim 15, wherein, a range of the area ratio of the first pixel area to the pixel unit is 17%-22%, a range of the area ratio of the second pixel area to the pixel unit is 33%-40%, and a range of the area ratio of the third pixel area to the pixel unit is 40%-50%.

18. The liquid crystal display panel according to claim 15, wherein, a range of the area ratio of the first pixel area to the pixel unit is 10%-20%, a range of the area ratio of the second pixel area to the pixel unit is 25%-40%, and a range of the area ratio of the third pixel area to the pixel unit is 45%-65%.