Transient condition management utilizing a posted error detection processing protocol
First Claim
1. A memory subsystem for controlling access to a system memory of a data processing system, the memory subsystem comprising:
- error detection circuitry; and
control logic that;
detects whether or not at least one potentially transient condition is present that would prevent timely servicing of one or more memory access requests directed to the associated system memory;
in response to detecting at least one potentially transient condition that would prevent timely servicing of one or more memory access requests directed to the associated system memory, identifies a first read request affected by the at least one potentially transient condition, wherein the first read request specifies a target address; and
in response to identifying the read request, transmits, to a request source, dummy data and a data error indicator to indicate to the request source to issue a second read request for the target address.
1 Assignment
0 Petitions
Accused Products
Abstract
In a data processing system, a memory subsystem detects whether or not at least one potentially transient condition is present that would prevent timely servicing of one or more memory access requests directed to the associated system memory. In response to detecting at least one such potentially transient condition, the memory system identifies a first read request affected by the at least one potentially transient condition. In response to identifying the read request, the memory subsystem signals to a request source to issue a second read request for the same target address by transmitting to the request source dummy data and a data error indicator.
-
Citations
10 Claims
-
1. A memory subsystem for controlling access to a system memory of a data processing system, the memory subsystem comprising:
-
error detection circuitry; and control logic that; detects whether or not at least one potentially transient condition is present that would prevent timely servicing of one or more memory access requests directed to the associated system memory; in response to detecting at least one potentially transient condition that would prevent timely servicing of one or more memory access requests directed to the associated system memory, identifies a first read request affected by the at least one potentially transient condition, wherein the first read request specifies a target address; and in response to identifying the read request, transmits, to a request source, dummy data and a data error indicator to indicate to the request source to issue a second read request for the target address. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A design structure tangibly embodied in a machine-readable storage device for designing, manufacturing, or testing an integrated circuit, the design structure comprising:
a memory subsystem of a data processing system, including; error detection circuitry; and control logic that; detects whether or not at least one potentially transient condition is present that would prevent timely servicing of one or more memory access requests directed to the associated system memory; in response to detecting at least one potentially transient condition that would prevent timely servicing of one or more memory access requests directed to the associated system memory, identifies a first read request affected by the at least one potentially transient condition, wherein the first read request specifies a target address; and in response to identifying the read request, transmits, to a request source, dummy data and a data error indicator to indicate to the request source to issue a second read request for the target address. - View Dependent Claims (10)
Specification