Method and system for inserting software processing in a hardware image sensor pipeline
First Claim
1. A method for processing images, the method comprising:
- performing by a hardware image sensor pipeline (ISP) comprising a plurality of hardware processing stages;
processing image data via one or more steps in a first stage of said plurality of hardware processing stages to generate a first processed image data, the first stage being communicatively coupled to a memory, a second stage of the plurality of hardware processing stages, and a processor, the second stage being subsequent to the first stage;
receiving a signal from the processor indicating whether to store the first processed image data in the memory;
in response to the signal having a first signal status;
outputting said first processed image data from a first output of the first stage of said plurality of hardware processing stages to the memory for access by the processor which performs one or more software processing steps or stages on said first processed image data to generate a second processed image data;
in response to the signal having a second signal status;
outputting said first processed image data from a first output of the first stage of said plurality of hardware processing stages to an input of the second stage without storing the image data in the memory to operate on said first processed image data to generate a second processed image data.
7 Assignments
0 Petitions
Accused Products
Abstract
Image data may be processed via one or more stages by a hardware image sensor pipeline (ISP) wherein one or more software processing steps may be inserted at any point within the hardware ISP. Output from any stage of the hardware ISP may be stored in memory. Stored hardware ISP output may be retrieved from memory and processed via one or more software processes. Results from the one or more software processes may be stored in memory and communicated to any stage of the hardware ISP for additional processing. In this regard, the hardware ISP and one or more processors may simultaneously process portions of image data. In addition, the hardware ISP and the one or more processors may be integrated within a chip.
23 Citations
24 Claims
-
1. A method for processing images, the method comprising:
-
performing by a hardware image sensor pipeline (ISP) comprising a plurality of hardware processing stages; processing image data via one or more steps in a first stage of said plurality of hardware processing stages to generate a first processed image data, the first stage being communicatively coupled to a memory, a second stage of the plurality of hardware processing stages, and a processor, the second stage being subsequent to the first stage; receiving a signal from the processor indicating whether to store the first processed image data in the memory; in response to the signal having a first signal status; outputting said first processed image data from a first output of the first stage of said plurality of hardware processing stages to the memory for access by the processor which performs one or more software processing steps or stages on said first processed image data to generate a second processed image data; in response to the signal having a second signal status; outputting said first processed image data from a first output of the first stage of said plurality of hardware processing stages to an input of the second stage without storing the image data in the memory to operate on said first processed image data to generate a second processed image data. - View Dependent Claims (2, 3, 4, 15, 18, 19, 20, 21)
-
-
5. A system for processing images, the system comprising:
-
one or more circuits comprising a hardware image sensor pipeline (ISP) comprising a plurality of processing stages, said one or more circuits being operable to; process image data via a first stage of a plurality of processing stages to generate a first processed image data, the first stage being communicatively coupled to a memory, a second stage, and a processor, the second stage being subsequent to the first stage; receive a first signal from the processor; in response to the first signal having a first signal status; receive said first processed image data at an input of the second stage of said plurality of processing stages of said hardware image sensor pipeline from the memory; in response to the first signal having a second signal status; receive said first processed image data at an input of the second stage of the plurality of processing stages of the hardware image sensor pipeline from the first stage of the plurality of processing stages of the hardware image sensor pipeline, without storing the image data in the memory. - View Dependent Claims (6, 7, 8, 9, 10, 16, 22, 23, 24)
-
-
11. A non-transitory machine-readable storage having stored thereon, a computer program having at least one code section for processing images, the at least one code section being executable by a machine for causing the machine to perform steps comprising:
-
performing by a hardware image sensor pipeline (ISP) comprising a plurality of hardware processing stages; processing image data in a tiled format via one or more steps or of said plurality of hardware processing stages to generate a first processed image data; outputting said first processed image data from an output of one or more of said plurality of hardware processing stages to an input of one or more of said plurality of hardware processing stages of said hardware image sensor pipeline, without storing the image data in a common memory. - View Dependent Claims (12, 13, 14, 17)
-
Specification