×

Load balancing in a logical pipeline

  • US 9,059,999 B2
  • Filed: 02/01/2013
  • Issued: 06/16/2015
  • Est. Priority Date: 08/17/2011
  • Status: Active Grant
First Claim
Patent Images

1. A non-transitory machine readable medium storing a program which when executed by at least one processing unit configures a plurality of managed forwarding elements (MFEs) to implement a logical L3 router and a plurality of logical L2 switches that each logically couple to a plurality of machines, the program comprising sets of instructions for:

  • for each MFE of a set of MFEs that implement a particular logical L2 switch, generating a first set of data records for configuring the MFE to install a first set of flow entries that implement the particular logical L2 switch and the logical L3 router for processing packets sent to a network address that logically couples to the particular logical L2 switch; and

    for each MFE of the set of MFEs, generating a second set of data records for configuring the MFE to install a second set of flow entries that implement load balancing processing on a subset of packets sent to the network address that logically couples to the particular logical L2 switch, the second set of flow entries specifying to balance the subset of packets across a plurality of machines that logically couple to the particular logical L2switch and are physically coupled to a plurality of different MFEs.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×