Creating a program product or system for executing an instruction for pre-fetching data and releasing cache lines
First Claim
Patent Images
1. A method for creating a computer program product for executing a prefetch data machine instruction, the method comprising:
- obtaining instructions, by a processor, for executing the prefetch data machine instruction; and
storing the obtained instructions, by a processor, on a computer program product storage medium readable by a processing circuit, the stored instructions configured to cause the processing circuit to perform a method comprising;
executing, by the processor, the prefetch data machine instruction, the prefetch data machine instruction configured to either prefetch data to the cache or change access ownership of a cache line in the cache, the executing comprising;
determining whether to perform a data prefetch cache action or a cache line ownership operation, the data prefetch cache action for prefetching a cache line of data from memory to the cache, the cache line ownership operation for changing cache access ownership of a line of data in the cache;
determining an address of an operand in memory; and
based on determining to perform the cache line ownership operation, performing a determined cache action on a cache line in the cache, the cache line associated with the determined address of the operand, the cache action comprising;
based on the determined cache action being a release store access ownership action, changing access ownership of the cache line to a fetch access ownership, the store access ownership indicating that the processor intends to store to the cache line, the fetch access ownership indicating that the processor intends to fetch data from the cache line; and
based on the determined cache action being a release fetch access ownership action, releasing access ownership, the released access ownership indicating that the processor does not intend to access to the cache line.
1 Assignment
0 Petitions
Accused Products
Abstract
Systems and Program Products are created to execute a prefetch data machine instruction having an M field performs a function on a cache line of data specifying an address of an operand. The operation comprises either prefetching a cache line of data from memory to a cache or reducing the access ownership of store and fetch or fetch only of the cache line in the cache or a combination thereof. The address of the operand is either based on a register value or the program counter value pointing to the prefetch data machine instruction.
28 Citations
18 Claims
-
1. A method for creating a computer program product for executing a prefetch data machine instruction, the method comprising:
-
obtaining instructions, by a processor, for executing the prefetch data machine instruction; and storing the obtained instructions, by a processor, on a computer program product storage medium readable by a processing circuit, the stored instructions configured to cause the processing circuit to perform a method comprising; executing, by the processor, the prefetch data machine instruction, the prefetch data machine instruction configured to either prefetch data to the cache or change access ownership of a cache line in the cache, the executing comprising; determining whether to perform a data prefetch cache action or a cache line ownership operation, the data prefetch cache action for prefetching a cache line of data from memory to the cache, the cache line ownership operation for changing cache access ownership of a line of data in the cache; determining an address of an operand in memory; and based on determining to perform the cache line ownership operation, performing a determined cache action on a cache line in the cache, the cache line associated with the determined address of the operand, the cache action comprising; based on the determined cache action being a release store access ownership action, changing access ownership of the cache line to a fetch access ownership, the store access ownership indicating that the processor intends to store to the cache line, the fetch access ownership indicating that the processor intends to fetch data from the cache line; and based on the determined cache action being a release fetch access ownership action, releasing access ownership, the released access ownership indicating that the processor does not intend to access to the cache line. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method for creating a computer system for executing a prefetch data machine instruction, the method comprising:
-
obtaining configuration information, by a processor, for executing the prefetch data machine instruction; and based on the obtained configuration information, configuring the computer system to perform a method comprising; executing, by the processor, the prefetch data machine instruction, the prefetch data machine instruction configured to either prefetch data to the cache or change access ownership of a cache line in the cache, the executing comprising; determining whether to perform a data prefetch cache action or a cache line ownership operation, the data prefetch cache action for prefetching a cache line of data from memory to the cache, the cache line ownership operation for changing cache access ownership of a line of data in the cache; determining an address of an operand in memory; and based on determining to perform the cache line ownership operation, performing a determined cache action on a cache line in the cache, the cache line associated with the determined address of the operand, the cache action comprising; based on the determined cache action being a release store access ownership action, changing access ownership of the cache line to a fetch access ownership, the store access ownership indicating that the processor intends to store to the cache line, the fetch access ownership indicating that the processor intends to fetch data from the cache line; and based on the determined cache action being a release fetch access ownership action, releasing access ownership, the released access ownership indicating that the processor does not intend to access to the cache line. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
Specification