Sense amplifier circuitry for resistive type memory
First Claim
1. A resistive type memory sense amplifier circuit, comprising:
- a first differential output terminal configured to output a first output signal;
a second differential output terminal configured to output a second output signal opposite the first output signal;
a first input terminal coupled to a bit line associated with a resistive type memory cell;
a second input terminal coupled to a reference line associated with a reference memory cell;
a first transistor coupled to the second input terminal and to the first differential output terminal, the first transistor being configured to conduct a reference line current;
a second transistor coupled to the first differential output terminal and arranged in series with the first transistor, the second transistor being configured to conduct a bit line current;
a pre-charge section coupled to an intermediate power supply voltage node, the intermediate power supply voltage node having a voltage level between a power supply voltage and a ground voltage, the pre-charge section including;
a first pre-charge transistor coupled to the first differential output terminal and to the intermediate power supply voltage node; and
a second pre-charge transistor coupled to the second differential output terminal and the intermediate power supply voltage node,wherein the pre-charge section is configured to operate during a pre-charge stage of the sense amplifier circuit, andwherein a voltage level of the first differential output terminal is configured to swing responsive to a delta average current between the reference line current and the bit line current.
1 Assignment
0 Petitions
Accused Products
Abstract
Example embodiments include a resistive type memory sense amplifier circuit including differential output terminals, first and second input terminals, a pre-charge section, and other components arranged so that current is re-used during at least a “set” or “amplification” stage of the sense amplifier circuit, thereby reducing overall current consumption of the circuit, and improving noise immunity. A voltage level of a high-impedance output terminal is caused to swing in response to a delta average current between a reference line current and a bit line current. During a “go” or “latch” stage of operation, a logical value “0” or “1” is latched at the differential output terminals based on positive feedback of a latch circuit. Also disclosed is a current mirror circuit, which can be used in conjunction with the disclosed sense amplifier circuit. In yet another embodiment, a sense amplifier circuit includes the capability of read/re-write operation.
28 Citations
24 Claims
-
1. A resistive type memory sense amplifier circuit, comprising:
-
a first differential output terminal configured to output a first output signal; a second differential output terminal configured to output a second output signal opposite the first output signal; a first input terminal coupled to a bit line associated with a resistive type memory cell; a second input terminal coupled to a reference line associated with a reference memory cell; a first transistor coupled to the second input terminal and to the first differential output terminal, the first transistor being configured to conduct a reference line current; a second transistor coupled to the first differential output terminal and arranged in series with the first transistor, the second transistor being configured to conduct a bit line current; a pre-charge section coupled to an intermediate power supply voltage node, the intermediate power supply voltage node having a voltage level between a power supply voltage and a ground voltage, the pre-charge section including; a first pre-charge transistor coupled to the first differential output terminal and to the intermediate power supply voltage node; and a second pre-charge transistor coupled to the second differential output terminal and the intermediate power supply voltage node, wherein the pre-charge section is configured to operate during a pre-charge stage of the sense amplifier circuit, and wherein a voltage level of the first differential output terminal is configured to swing responsive to a delta average current between the reference line current and the bit line current. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A resistive type memory sense amplifier circuit, comprising:
-
a first differential output terminal configured to output a first output signal; a second differential output terminal configured to output a second output signal opposite the first output signal; a first input terminal coupled to a bit line associated with a resistive type memory cell; a second input terminal coupled to a reference line associated with a reference memory cell; a first transistor coupled to the second input terminal and to the first differential output terminal, the first transistor being configured to conduct a reference line current; a second transistor coupled to the first differential output terminal and arranged in series with the first transistor, the second transistor being configured to conduct a bit line current; and wherein a voltage level of the first differential output terminal is configured to swing responsive to a delta average current between the reference line current and the bit line current, wherein; the first transistor is a PMOS type transistor; and the second transistor is an NMOS type transistor. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
-
20. A method for sensing bit information stored in a resistive type memory, the method comprising:
-
in a pre-charge stage of a sense amplifier circuit, pre-charging, by a pre-charge section, at least a bit line and a reference line; in an amplification stage of the sense amplifier circuit, causing a reference line current to flow through the reference line and a bit line current to flow through the bit line; in the amplification stage of the sense amplifier circuit, causing a voltage swing at a first differential output terminal responsive to a delta average current between the reference line current and the bit line current; and in a latch stage of the sense amplifier circuit, latching, by a latch circuit, a logical value “
0”
or logical value “
1”
at the first differential output terminal or a second differential output terminal, respectively, using positive feedback of the latch circuit. - View Dependent Claims (21, 22, 23)
-
-
24. A resistive type memory sense amplifier circuit, comprising:
-
a first input/output terminal configured to output a first output signal, the first input/output terminal being coupled to a reference line associated with a reference memory cell and to a bit line associated with a resistive type memory cell, the reference line and the bit line being configured to conduct a reference line current; a second input/output terminal configured to output a second output signal opposite the first output signal; a transistor coupled to the first input/output terminal and to the reference line, the transistor being configured to conduct the reference line current; and a cross-coupled latch circuit coupled to the first and second input/output terminals, to a positive power supply voltage node, and to a negative power supply voltage node, wherein; the latch circuit is configured to latch, based on positive feedback, a logical value “
0”
or logical value “
1”
at the first or second input/output terminals, respectively, depending on a bit value stored in the resistive type memory cell;the logical value “
1”
corresponds to one of a positive voltage level of the positive power supply voltage node or a negative voltage level of the negative power supply voltage node;the logical value “
0”
corresponds to the other of the positive voltage level of the positive power supply voltage node or the negative voltage level of the negative power supply voltage node; andthe resistive type memory cell is configured to be re-written by the latched positive voltage level or the latched negative voltage level, and wherein a voltage level of the first input/output terminal is configured to swing responsive to the reference line current multiplied by a resistance associated with the resistive type memory cell.
-
Specification