Mismatch error reduction method and system for STT MRAM
First Claim
1. A method for reducing mismatch error for a sense amplifier for memory cells, comprising:
- during a precharge phase, averaging a cell current from a memory cell and a reference current from a reference source and flowing the averaged current through a first mirror transistor and a second mirror transistor of the sense amplifier;
during the precharge phase, storing a current mismatch between a sense path and a reference path of the sense amplifier on a capacitor between gate terminals of a first mirror transistor and a second mirror transistor that reside in the sense path and the reference path, respectively; and
during a sensing phase, conducting only the cell current through the first mirror transistor in the sense path and solely the reference current through the second mirror transistor in the reference path.
1 Assignment
0 Petitions
Accused Products
Abstract
The invention relates to methods and systems for reading a memory cell and in particular, an STT MRAM. In accordance with one aspect of the invention, a method for reading a memory cell includes combining a cell current from a memory cell with a reference current from a reference source to create an average current, enabling the average current to flow through a first mirror transistor in a sense path and a second mirror transistor in a reference path, storing the current mismatch on a capacitor coupled to the gates of the first mirror transistor and the second mirror transistor, disconnecting the memory cell from the reference path and disconnecting the reference source from the sense path, enabling the cell current only to flow through the sense path, and determining the output level of the memory cell.
-
Citations
33 Claims
-
1. A method for reducing mismatch error for a sense amplifier for memory cells, comprising:
-
during a precharge phase, averaging a cell current from a memory cell and a reference current from a reference source and flowing the averaged current through a first mirror transistor and a second mirror transistor of the sense amplifier; during the precharge phase, storing a current mismatch between a sense path and a reference path of the sense amplifier on a capacitor between gate terminals of a first mirror transistor and a second mirror transistor that reside in the sense path and the reference path, respectively; and during a sensing phase, conducting only the cell current through the first mirror transistor in the sense path and solely the reference current through the second mirror transistor in the reference path. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A system for sensing a memory cell, comprising:
-
a first mirror transistor in a sense path and a second mirror transistor in a reference path; and a capacitor coupled between gate terminals of the first mirror transistor and the second mirror transistor; wherein during a precharge phase a current mismatch between the first mirror transistor and the second mirror transistor is stored on the capacitor, and a cell current of the memory cell in the sense path and a reference current in the reference path are averaged before flowing through the first and second mirror transistors. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A method for reducing mismatch error for a sense amplifier for memory cells, the method comprising:
-
providing an average current flowing through both a first mirror transistor in a sense path and a second mirror transistor in a reference path during a precharge phase; storing a current mismatch between the sense path and the reference path on a capacitor coupled to gates of the first mirror transistor and the second mirror transistor; and providing a cell current through the first mirror transistor during a sensing phase that follows the precharge phase and a reference current flowing through the second mirror transistor. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26)
-
-
27. A system for sensing a memory cell, comprising:
-
a first mirror transistor in a sense path and a second mirror transistor in a reference path; a capacitor coupled between gate terminal of the first mirror transistor and the second mirror transistor for storing a current mismatch between the first mirror transistor and the second mirror transistor in a precharge phase; and a reference source configured to provide a reference current, wherein a cell current from the memory cell and the reference current from the reference source are combined to provide an average current flowing through the first and second mirror transistors during the precharge phase and wherein the average current is used to measure and store the current mismatch between the sense and the reference paths on the capacitor; and wherein the current mismatch is canceled out during the precharge phase. - View Dependent Claims (28, 29, 30, 31, 32, 33)
-
Specification