Power management integrated circuit using a flexible script-based configurator and method for power management
First Claim
1. A power management integrated circuit, comprising:
- a microprocessor;
a non-volatile memory accessible by the microprocessor for storing programs executable by the microprocessor;
a random access memory accessible by the microprocessor; and
a plurality of power regulators providing a plurality of regulated output voltages from the power management integrated circuit, each power regulator being coupled to a register-controlled bus and thereby to the microprocessor and at least one power regulator providing a regulated output voltage to an external device, and wherein an external interface allows the external device to directly communicate through the register-controlled bus to the plurality of power regulators such that each power regulator is controllable by the microprocessor and the external device over the register-controlled bus,wherein the microprocessor accesses a scripted configuration file descriptive of power requirements of a system in which the power management integrated circuit is deployed,wherein each of the plurality of power regulators is provided a register address and the microprocessor and the external device control register contents sent to the register address through the register-controlled bus; and
wherein the microprocessor controls the plurality of power regulators during a power-up sequence of the external device, and the external device controls the plurality of power regulators after the power-up sequence.
3 Assignments
0 Petitions
Accused Products
Abstract
A power management integrated circuit incorporates (a) a microprocessor; (b) a non-volatile memory accessible by the microprocessor for storing programs executable by the microprocessor; (c) a random access memory accessible by the microprocessor; (d) an external interface which allows an external device to communicate with the power management integrated circuit; and (e) power regulators providing regulated output voltages from the power management integrated circuit, each power regulator being controllable by the microprocessor and the external interface over the register-controlled bus. A second external interface may be provided, which is used to provide a configuration file descriptive of power requirements of a system in which the power management integrated circuit is deployed. Such a system may include a system-on-a-chip (SOC) integrated circuit. Initially, the microprocessor of the power management integrated circuit executes a power sequence to provide the power-up power supply voltages to the SOC integrated circuit. Thereafter, the SOC integrated circuit controls power-up sequences for the peripheral devices. The configuration file is derived from a script file that is editable by a text editor or a word processor. The script file may be based on a scripting language that allows specifying control of the power regulators of the power management integrated circuit.
13 Citations
21 Claims
-
1. A power management integrated circuit, comprising:
-
a microprocessor; a non-volatile memory accessible by the microprocessor for storing programs executable by the microprocessor; a random access memory accessible by the microprocessor; and a plurality of power regulators providing a plurality of regulated output voltages from the power management integrated circuit, each power regulator being coupled to a register-controlled bus and thereby to the microprocessor and at least one power regulator providing a regulated output voltage to an external device, and wherein an external interface allows the external device to directly communicate through the register-controlled bus to the plurality of power regulators such that each power regulator is controllable by the microprocessor and the external device over the register-controlled bus, wherein the microprocessor accesses a scripted configuration file descriptive of power requirements of a system in which the power management integrated circuit is deployed, wherein each of the plurality of power regulators is provided a register address and the microprocessor and the external device control register contents sent to the register address through the register-controlled bus; and wherein the microprocessor controls the plurality of power regulators during a power-up sequence of the external device, and the external device controls the plurality of power regulators after the power-up sequence. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method comprising:
-
(a) providing in a power management integrated circuit; a microprocessor; a non-volatile memory accessible by the microprocessor for storing programs executable by the microprocessor; a random access memory accessible by the microprocessor; and a plurality of power regulators providing a plurality of regulated output voltages from the power management integrated circuit, each power regulator coupled to a register-controlled bus, at least one power regulator providing a regulated output voltage to an external device, wherein each of the plurality of power regulators is provided a register address and the microprocessor executes scripts to control register contents sent to the register address through the register controlled bus; an external interface that allows the external device to directly communicate with each power regulator through the register-controlled bus; and (b) controlling each power regulator by the microprocessor and the external device over the register-controlled bus, wherein the microprocessor controls each power regulator during a power-up sequence of the external device, and the external device controls each power regulator after the power-up sequence. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
-
Specification